



LC²MOS

5 μ s 8-Bit ADC with Track/Hold

ANALOG DEVICES INC

AD7575**1.1 Scope.**

This specification covers the detail requirements for an 8-bit microprocessor compatible analog-to-digital converter with a built-in track/hold function. The successive approximation technique is used to achieve a conversion time of 5 μ s, while the on-chip track/hold allows full-scale signals up to 50kHz to be digitized. The AD7575 operates with a single +5V supply, a +1.23V bandgap reference and converts an input signal range of 0 to 2V_{REF}.

1.2 Part Number.

The complete part numbers per Table 1 of this specification are as follows:

Device	Part Number ¹
-1	AD7575S(X)/883B
-2	AD7575T(X)/883B

NOTE

¹See paragraph 1.2.3 for package identifier.

1.2.3 Case Outline.

See Appendix 1 of General Specification ADI-M-1000: package outline:

(X)	Package	Description
Q	Q-18	18-Pin Cerdip
E	E-20A	20-Contact LCC

1.3 Absolute Maximum Ratings. (T_A = +25°C unless otherwise noted)

V _{DD} to AGND		-0.3V, +7V
V _{DD} to DGND		-0.3V, +7V
AGND to DGND		-0.3V, V _{DD}
Digital Input Voltage to DGND (Pins 1, 2)		-0.3V, V _{DD}
Digital Output Voltage to DGND (Pins 4, 6-8, 10-14)		-0.3V, V _{DD}
CLK Input Voltage (Pin 5) to DGND		-0.3V, V _{DD}
V _{REF} to AGND		-0.3V to V _{DD}
AIN to AGND		-0.3V to V _{DD}
Power Dissipation		
Up to +75°C		450mW
Derates above +75°C		6mW/°C
Operating Temperature Range		-55°C to +125°C
Storage Temperature Range		-65°C to +150°C
Lead Temperature (Soldering 10sec)		+300°C

1.5 Thermal Characteristics.

Thermal Resistance θ_{JC} = 35°C/W for Q-18 and E-20A
 θ_{JA} = 120°C/W for Q-18 and E-20A

AD7575—SPECIFICATIONS

ANALOG DEVICES INC

Table 1.

Test	Symbol	Device	Design Limit $T_{min}-T_{max}$	Sub Group 1	Sub Group 2, 3	Sub Group 4	Test Condition ¹	Units
Resolution	RES	-1, 2	8				This is the minimum resolution for which no missing codes are guaranteed.	Bits
Total Unadjusted Error	TUE	-1 -2	2 1	2 2	2 1	1		± LSB max
Relative Accuracy	RA	-1 -2	1 0.5	1 1	1 0.5	0.5		± LSB max
Full-Scale Error		-1, 2	1	1	1			± LSB max
Offset Error		-1, 2	0.5	0.5	0.5		Measured with respect to an ideal first code transition which occurs at 1/2LSB.	± LSB max
Analog Input Voltage Range	AIN	-1, 2	0 to 2V _{REF}					V
DC Input Impedance	Z _{IN}	-1, 2	10	10	10			MΩ min
Slew Rate Tracking		-1, 2	0.386					V/μs max
Signal Noise Ratio		-1, 2	45				V _{IN} = 2.46V p-p @ 10kHz	dB min
Reference Input Current	I _{REF}	-1, 2	500	500	500			μA max
Digital Input Low Voltage	V _{IL}	-1, 2	0.8	0.8	0.8		CS, RD, CLK	V max
Digital Input High Voltage	V _{IH}	-1, 2	2.4	2.4	2.4		CS, RD, CLK	V min
Digital Input Current	I _{IN}	-1, 2	10	1	10		CS, RD, V _{IN} = 0 or V _{DD} ; V _{DD} = 5.2V	± μA max
Digital Input Capacitance	C _{IN}	-1, 2	10				CS, RD	pF max
Digital Input Low Current	I _{IL}	-1, 2	800	800	800		CLK; V _{IL} = 0V	μA max
Digital Input High Current	I _{IH}	-1, 2	800	800	800		CLK, V _{IH} = V _{DD}	μA max
Digital Output Low Voltage	V _{OL}	-1, 2	0.4	0.4	0.4		BUSY, DB0 to DB7 I _{SINK} = 1.6mA; V _{DD} = 4.75V	V max
Digital Output High Voltage	V _{OH}	-1, 2	4.0	4.0	4.0		BUSY, DB0 to DB7 I _{SOURCE} = 40μA; V _{DD} = 4.75V	V min
Floating State Leakage Current	I _{OUT}	-1, 2	10	10	10		DB0 to DB7 V _{OUT} = 0 to V _{DD} ; V _{DD} = 5.2V	± μA max
Floating State Output Capacitance	C _{OUT}	-1, 2	10				DB0 to DB7	pF max
Conversion Time with External Clock	t _{CONV}	-1, 2	5	5	5		f _{CLK} = 4MHz	μs
Conversion Time with External Clock @ +25°C	t _{CONV}	-1, 2	5 15			5 15	Recommended Clock Components: R = 100kΩ, C = 100pF	μs min μs max
CS to RD Setup Time, t ₁	t _{WCS}	-1, 2	0					ns min
RD to BUSY Propagation Delay, t ₂	t _{WBPD}	-1, 2	120					ns max
Data Access Time after RD, t ₃ ²	t _{DAR}	-1, 2	120					ns max
RD Pulse Width, t ₄	t _{RD}	-1, 2	120					ns min
CS to RD Hold Time, t ₅	t _{RHS}	-1, 2	0					ns min
Data Access Time after BUSY, t ₆ ²	t _{DAB}	-1, 2	100					ns max
Data Hold Time, t ₇ ³	t _{DH}	-1, 2	10 100					ns min ns max
BUSY to CS Delay, t ₈	t _{BCD}	-1, 2	0					ns min
Power Supply Current	I _{DD}	-1, 2	7	7	7		V _{DD} = 5.2V	mA max
Power Supply Rejection		-1, 2	0.25	0.25	0.25			± LSB max

NOTES

¹V_{DD} = +5V; (unless otherwise stated) V_{REF} = +1.23V; AGND = DGND = 0V; f_{CLK} = 4MHz external. All input control signals are specified with t_r = t_f = 20ns (10% to 90% of +5V) and timed from a voltage level of 1.6V.

²t₃ and t₆ are measured with the load circuits of Figure 1 and defined as the time required for an output to cross 0.8V to 2.4V.

³t₇ is defined as the time required for the data lines to change 0.5V when loaded with the circuits of Figure 2.






a. High-Z to V_{OH} b. High-Z to V_{OL} a. V_{OH} to High-Zb. V_{OL} to High-Z


Figure 1. Load Circuits for Data Access Time Test

Figure 2. Load Circuits for Data Hold Time Test


3.2.1 Functional Block Diagram and Terminal Assignments.



Q Package (Cerdip)



E Package (LCC)




3.2.4 Microcircuit Technology Group.

This microcircuit is covered by technology group (81).

4.2.1 Life Test/Burn-In Circuit.

Steady state life test is per MIL-STD-883 Method 1005. Burn-in is per MIL-STD-883 Method 1015 test condition (B).




ALL RESISTORS ARE 1/4W.

CS AND RD ARE TAKEN HIGH FOR 0.6ms - 0.7ms APPROXIMATELY AND ARE THEN BROUGHT LOW. THIS IS ACHIEVED AS FOLLOWS:

NOTE

CS/RD PULSE MAY BE GENERATED EXTERNALLY.



5.0 Timing and Control of the AD7575.

The two logic inputs on the AD7575, $\overline{CS}$ and $\overline{RD}$, control both the starting of conversion and the reading of data from the part. A conversion is initiated by bringing both these control inputs LOW. Two interface options then exist for reading the output data from the AD7575. These are the Slow Memory Interface and ROM Interface and their operation is outlined below. It should be noted that the TP pin of the AD7575 must be hardwired HIGH to ensure correct operation of the part. This pin is used in testing the device and should not be used as a feedthrough pin in double-sided printed circuit boards.




Figure 3. Slow Memory Interface Timing Diagram

5.1 Slow Memory Interface.

The first interface option is intended for use with microprocessors which can be forced into a WAIT STATE for at least $5\mu s$ (such as the 8085A). The microprocessor starts a conversion and is halted until the result of the conversion is read from the converter. Conversion is initiated by executing a memory READ to the AD7575 address bringing $\overline{CS}$ and $\overline{RD}$ LOW. $\overline{BUSY}$ subsequently goes LOW (forcing the microprocessor READY input LOW) placing the processor into a WAIT state. The input signal, which had been tracked by the analog input, is held on the third falling clock edge of the input clock after $\overline{CS}$ and $\overline{RD}$ have gone LOW. The AD7575 then performs a conversion on this acquired input signal value. When the conversion is complete ($\overline{BUSY}$ goes HIGH), the processor completes the memory READ and acquires the newly-converted data. The timing diagram for this interface is shown in Figure 3.

The major advantage of this interface is that it allows the microprocessor to start conversion, WAIT and then READ data with a single READ instruction. The fast conversion time of the AD7575 ensures that the microprocessor is not placed in a WAIT state for an excessive amount of time.

Faster versions of many processors, including the 8085A-2, test the condition of the READY input very soon after the start of an instruction cycle. Therefore, $\overline{BUSY}$ of the AD7575 must go LOW very early in the cycle for the READY input to be effective in forcing the processor into a WAIT state. When using the 8085A-2, the processor S0 status signal provides the earliest possible indication that a READ operation is about to occur. Hence, S0 (which is LOW for a READ cycle) provides the READ signal to the AD7575. The connection diagram for the AD7575 to 8085A-2 Slow-Memory interface is shown in Figure 4.




Figure 4. AD7575 to 8085A-2 Slow Memory Interface

The timing diagram illustrates the sequence of events for a memory read operation. The $\overline{CS}$ signal is active-low, with setup time t_1 before $\overline{RD}$ and hold time t_3 after $\overline{RD}$. The $\overline{RD}$ signal is active-low, with pulse width t_4 and hold time t_6 after the data bus becomes high impedance. The $BUSY$ signal is active-low, with setup time t_2 before $\overline{RD}$ and hold time t_5 after $\overline{RD}$. The data bus transitions from 'HIGH IMPEDANCE BUS' to 'OLD DATA' during t_1 , remains valid during t_4 , returns to 'HIGH IMPEDANCE BUS' during t_6 , and then transitions to 'NEW DATA' during t_7 after $\overline{RD}$ has held.

REV. B

As a result of its very fast interface timing the AD7575 can also be interfaced to the DSP processor, the TMS32010. The AD7575 will interface (within specifications) to the TMS32010 running at up to 18MHz but will typically work over the full clock frequency range of the TMS32010. Figure 8 shows the connection diagram for this interface. The AD7575 is mapped at a port address. Conversion is initiated using an IN A, PA instruction where PA is the decoded port address for the AD7575. The conversion result is obtained from the port using a second IN A, PA instruction and the resultant data is placed in the TMS32010 accumulator.




Figure 8. AD7575 to TMS32010 ROM Interface

In many applications it is important that the signal sampling occurs at exactly equal intervals to minimize errors due to sampling uncertainty or jitter. The interfaces outlined previously require that for sampling at equi-distant intervals the user must count clock cycles or match software delays. This is especially difficult in interrupt driven systems where uncertainty in interrupt servicing delays would require that the AD7575 would have to have priority interrupt status and even then redundant software delays may be necessary to equalize loop delays.

This problem can be overcome by using a real time clock to control the starting of conversion. This can be derived from the clock source used to drive the AD7575 CLK pin. Since the sampling instant occurs three clock cycles after $\overline{CS}$ and $\overline{RD}$ go LOW then the input signal sampling intervals are equi-distant. The resultant data is placed in a FIFO latch which can be accessed by the microprocessor at its own rate whenever it requires the data. This ensures that data is not READ from the AD7575 during a conversion. If a data READ is performed during a conversion, valid data from the previous conversion will be accessed but the conversion in progress may be interfered with and an incorrect result is likely.

If $\overline{CS}$ and $\overline{RD}$ go LOW within 20ns of a falling clock edge the AD7575 may or may not see that falling edge as the first of the three falling clock edges to the sampling instant. In this case the sampling instant could vary by one clock period. If it is important to know the exact sampling instant, $\overline{CS}$ and $\overline{RD}$ should not go LOW within 20ns of a falling clock edge.