


Fast CMOS Clock Driver

Product Features:

- Guaranteed low skew: 0.5 ns
- Low input capacitance
- Minimum duty cycle distortion
- 1:10 fanout
- High speed: 3.5 ns propagation delay
- TTL input and output compatible
 - VOH = 3.3V (typ.)
 - VOL = 0.3V (typ.)
- Radiation Tolerant and Radiation Enhanced versions of product also available
- Packaged in 20-pin plastic DIP, surface mount SOIC, or the industry's new "1/4 size" surface mount QSOP

Product Pin Configuration



Product Pin Description

Pin Name	Description
A	Input
B0 – B9	Outputs
GND	Ground
VCC	Power


Product Description:

Pericom Semiconductor's PI74FCT series of logic circuits are produced in the Company's advanced 0.8 micron CMOS technology, achieving industry leading speed grades.

This low skew clock driver features one input and ten outputs fanout. The large fanout from a single input line reduces loading on input clock. TTL level outputs reduce noise levels on the part. Typical applications are clock and signal distribution.

This product is available in three package types: 20-pin, 300 mil wide plastic DIP, 300 mil wide plastic SOIC, and the industry's new 150 mil wide QSOP (one quarter the size of an SOIC).

Logic Block Diagram



Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature	-65°C to +150°C
Ambient Temperature with Power Applied	0°C to +70°C
Supply Voltage to Ground Potential (Inputs & Vcc Only).....	-0.5V to +7.0V
Supply Voltage to Ground Potential (Outputs & D/O Only)	-0.5V to Vcc
DC Input Voltage	-0.5V to +7.0V
DC Output Current	120 mA
Power Dissipation	0.5W

Note:

Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

DC Electrical Characteristics (Over the Operating Range, TA = 0°C to +70°C, VCC = 5.0V ± 5%)

Parameters	Description	Test Conditions ⁽¹⁾	Min.	Typ ⁽²⁾	Max.	Units
V _{OH}	Output HIGH Voltage	V _{CC} = Min., V _{IN} = V _{IH} or V _{IL}	I _{OH} = -15.0 mA I _{OH} = -32.0 mA	2.4 2.0	3.3 3.0	V
V _{OL}	Output LOW Current	V _{CC} = Min., V _{IN} = V _{IH} or V _{IL}	I _{OL} = 48 mA	0.2	0.5	V
V _{IH}	Input HIGH Voltage	Guaranteed Logic HIGH Level		2.0		V
V _{IL}	Input LOW Voltage	Guaranteed Logic LOW Level			0.8	V
I _{IH}	Input HIGH Current	V _{CC} = Max.	V _{IN} = 2.7 V		5	µA
I _{IL}	Input LOW Current	V _{CC} = Max.	V _{IN} = 0.5 V		-5	µA
I _{OZH}	High Impedance	V _{CC} = Max.	V _{OUT} = 2.7 V		+10	µA
I _{OZL}	Output Current		V _{OUT} = 0.5 V		-10	µA
I _I	Input HIGH Current	V _{CC} = Max., V _{IN} = V _{CC} (Max.)			20	µA
V _{IK}	Clamp Diode Voltage	V _{CC} = Min., I _{IN} = -18 mA		-0.7	-1.2	V
I _{OS}	Short Circuit Current	V _{CC} = Max. ⁽³⁾ , V _{OUT} = GND		-60	-120	-225 mA
I _{OFF}	Power Down Disable	V _{CC} = GND, V _{OUT} = 4.5 V		—	100	µA
V _H	Input Hysteresis				150	mV

Capacitance (TA = 25°C, f = 1 MHz)

Parameters ⁽⁴⁾	Description	Test Conditions	Typ	Max.	Units
C _{IN}	Input Capacitance	V _{IN} = 0 V	6.0	6.0	pF
C _{OUT}	Output Capacitance	V _{OUT} = 0 V	8	12	pF

Notes:

- For conditions show as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
- Typical values are at V_{CC} = 5.0, +25°C ambient and maximum loading.
- Not more than one output should be shorted at one time. Duration of the test should not exceed one second.
- This parameter is determined by device characterization but is not production tested.

Power Supply Characteristics

Parameters	Description	Test Conditions ⁽¹⁾	Min.	Typ ⁽²⁾	Max.	Units
Icc	Quiescent Power Supply Current	Vcc = Max.	Vin = GND or Vcc	0.2	1.5	mA
ΔI_{cc}	Supply Current per Input @ TTL HIGH	Vcc = Max..	Vin = 3.4 V ⁽³⁾	0.5	1.5	mA
Icd	Supply Current per Input per MHz ⁽⁴⁾	Vcc = Max., Outputs Open 50% Duty Cycle, One Input Toggling	Vin = Vcc Vin = GND	0.4	0.6	mA/ MHz
Ic	Total Power Supply Current ⁽⁶⁾	Vcc = Max., Outputs Open fcp = 50 MHz, 50% Duty Cycle, One Bit toggling at f _i = 5 MHz	Vin = Vcc Vin = GND Vin = 3.4 V Vin = GND	20	30 ⁽⁵⁾ 20.7	33 ⁽⁵⁾ mA

Notes:

1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device.

2. Typical values are at Vcc = 5.0 V, +25°C ambient.

3. Per TTL driven input (Vin = 3.4 V); all other inputs at Vcc or GND.

4. This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.

5. Values for these conditions are examples of the Icc formula. These limits are guaranteed but not tested.

6. $I_c = I_{QUIESCENT} + I_{INPUTS} + I_{DYNAMIC}$

$$I_c = I_{cc} + \Delta I_{cc} D_{HNT} + I_{CD} (f_{CP}/2 + f_i N_i)$$

Icc = Quiescent Current

ΔI_{cc} = Power Supply Current for a TTL High Input (Vin = 3.4 V)

D_H = Duty Cycle for TTL Inputs High

N_T = Number of TTL Inputs at D_H

I_{CD} = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)

f_{CP} = Clock Frequency for Register Devices (Zero for Non-Register Devices)

f_i = Input Frequency

N_i = Number of Inputs at f_i

All currents are in millamps and all frequencies are in megahertz.

Switching Characteristics over Operating Range

Parameters	Description	Conditions ⁽¹⁾	FCT807T		FCT807BT		FCT807CT		Unit	
			Com.		Com.		Com.			
			Min	Max	Min	Max	Min	Max		
t _{PLH}	Propagation Delay A to B _N	Z _o = 50Ω with Thevenin termination (See Figure c)	1.5	4.5	1.5	3.5	1.5	3.5	ns	
t _{SK101}	Skew between two outputs of same package ⁽³⁾		0.5		0.5		0.25		ns	
t _{SK1P1}	Skew between opposite transitions of same output (t _{PLH} — t _{PLH}) ⁽³⁾	or with AC termination (See Figure d)	0.5		0.5		0.35		ns	
t _{SK1D}	Skew between outputs of different package at same power supply, temperature and speed grade ⁽³⁾	t ≤ 100MHz Outputs ganged in groups of two	—	1.0	—	1.0	—	0.75	ns	

Notes:

1. See test circuit and wave forms.

2. Minimum limits are guaranteed but not tested on Propagation Delays.

3. This parameter is guaranteed but not tested.

Switching Characteristics over Operating Range





Parameters	Description	Conditions ⁽¹⁾	FCT807T		FCT807BT		FCT807CT		Unit	
			Com.		Com.		Com.			
			Min	Max	Min	Max	Min	Max		
t _{PLH} t _{PHL}	Propagation Delay A to B _N	CL = 30 pF t ≤ 67MHz (See Figure b)	1.5	4.5	1.5	3.8	1.5	3.5	ns	
t _{SK(t)}	Skew between two outputs of same package ⁽³⁾		—	0.5	—	0.5	—	0.25	ns	
t _{SK(p)}	Skew between opposite transitions of same output (t _{PHL} — t _{PLH}) ⁽³⁾		—	0.5	—	0.5	—	0.35	ns	
t _{SK(d)}	Skew between outputs of different package at same power supply, temperature and speed grade ⁽³⁾		—	1.0	—	0.9	—	0.75	ns	

Switching Characteristics over Operating Range

Parameters	Description	Conditions ⁽¹⁾	FCT807T		FCT807BT		FCT807CT		Unit	
			Com.		Com.		Com.			
			Min	Max	Min	Max	Min	Max		
t _{PLH} t _{PHL}	Propagation Delay A to B _N	CL = 50 pF t ≤ 40MHz (See Figure a)	1.5	4.5	1.5	3.8	1.5	3.5	ns	
t _{SK(t)}	Skew between two outputs of same package ⁽³⁾		—	0.5	—	0.5	—	0.25	ns	
t _{SK(p)}	Skew between opposite transitions of same output (t _{PHL} — t _{PLH}) ⁽³⁾		—	0.5	—	0.5	—	0.35	ns	
t _{SK(d)}	Skew between outputs of different package at same power supply, temperature and speed grade ⁽³⁾		—	1.0	—	1.0	—	0.75	ns	

Notes:


1. See test circuit and wave forms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.
3. This parameter is guaranteed but not tested.

Test Circuits and Waveforms

Figure a

Figure b

Figure c



The capacitor value for AC termination is determined by the operation frequency. For very low frequencies a higher capacitor value should be selected.

Test Circuits and Waveforms (Continued)


Propagation Delay



Pulse Skew – $t_{SK(p)}$




Output Skew – $t_{SK(o)}$



$$t_{SK(o)} = |t_{PLHy} - t_{PLHx}| \text{ or } |t_{PHLy} - t_{PHLx}|$$

Package Skew – $t_{SK(t)}$



$$t_{SK(t)} = |t_{PLH2} - t_{PLH1}| \text{ or } |t_{PHL2} - t_{PHL1}|$$