



## PI6C100

### Precision Clock Synthesizer for Desktop PC's

#### Features

- Four copies of CPU clock with  $V_{DD}$  of  $2.5V \pm 5\%$
- 100 MHz or 66 MHz operation
- Eight copies of PCI clock, (synchronous with CPU clock) 3.3V
- Two copies of IO APIC clock @ 14.31818 MHz
- Two copies of 48 MHz clock
- Three copies of Ref. clock @ 14.31818 MHz (3.3V TTL)
- Low cost 14.31818 MHz crystal oscillator input
- Spread spectrum modulation of CPU and PCI clocks for reduced EMI
- Power management control
- Isolated core  $V_{DD}$ ,  $V_{SS}$  pins for noise reduction
- 48-pin SSOP package (V48)


#### Description

The PI6C100 is a high-speed low-noise clock generator designed to work with the PI6C180 clock buffer to meet all clock needs for Intel Architecture platforms. CPU and chipset clock frequencies of 66.6 MHz and 100 MHz are supported.

Split supplies of 3.3V and 2.5V are used. The 3.3V power supply powers a portion of the I/O and the core. The 2.5V is used to power the remaining outputs. 2.5V signaling follows JEDEC standard 8-X. Power sequencing of the 3.3V and 2.5V supplies is not required.

An asynchronous PWRDWN# signal may be used to orderly power down (or up) the system.

#### Block Diagram



#### Pin Configuration

|          |    |    |            |
|----------|----|----|------------|
| REF0     | 1  | 48 | VDDREF     |
| REF1     | 2  | 47 | REF2       |
| VSSREF   | 3  | 46 | VDDAPIC    |
| XTAL_IN  | 4  | 45 | APIC0      |
| XTAL_OUT | 5  | 44 | APIC1      |
| VSSPCI0  | 6  | 43 | VSSAPIC    |
| PCICLK_F | 7  | 42 | NC         |
| PCICLK1  | 8  | 41 | VDDCPU0    |
| VDDPCI0  | 9  | 40 | CPUCLK0    |
| PCICLK2  | 10 | 39 | CPUCLK1    |
| PCICLK3  | 11 | 38 | VSSCPU0    |
| VSSPCI1  | 12 | 37 | VDDCPU1    |
| PCICLK4  | 13 | 36 | CPUCLK2    |
| PCICLK5  | 14 | 35 | CPUCLK3    |
| VDDPCI1  | 15 | 34 | VSSCPU1    |
| PCICLK6  | 16 | 33 | VDDCORE1   |
| PCICLK7  | 17 | 32 | VSSCORE1   |
| VSSPCI2  | 18 | 31 | PCISTOP#   |
| VDDCORE0 | 19 | 30 | CPUSTOP#   |
| VSSCORE0 | 20 | 29 | PWRDWN#    |
| VDD48MHz | 21 | 28 | SPREAD#    |
| 48MHz    | 22 | 27 | SEL0       |
| 48MHz    | 23 | 26 | SEL1       |
| VSS48MHz | 24 | 25 | SEL100/66# |

### Pin Description

| Pin                     | Signal Name  | Type   | Qty. | Description                                                         |
|-------------------------|--------------|--------|------|---------------------------------------------------------------------|
| 1,2,47                  | REF[0:2]     | O      | 3    | 14.318 MHz clock output.                                            |
| 3                       | VSSREF       | ground | 1    | Ground for REF[0:2] outputs                                         |
| 48                      | VDDREF       | power  | 1    | Power for REF[0:2] outputs                                          |
| 4                       | XTAL_IN      | I      | 1    | 14.318 MHz crystal input.                                           |
| 5                       | XTAL_OUT     | O      | 1    | 14.318 MHz crystal output.                                          |
| 6,12,18                 | VSSPCI[0:2]  | ground | 3    | Ground for PCI clock outputs                                        |
| 7                       | PCICLK_F     | O      | 1    | Free running PCI clock output                                       |
| 9,15                    | VDDPCI[0:1]  | power  | 2    | Power for PCI clock outputs                                         |
| 8,10,11,13,<br>14,16,17 | PCICLK[1:7]  | O      | 7    | PCI clock outputs, TTL compatible 3.3V                              |
| 19,33                   | VDDCORE[0:1] | power  | 2    | Isolated power for core                                             |
| 20,32                   | VSSCORE[0:1] | ground | 2    | Isolated ground for core                                            |
| 21                      | VDD48MHz     | power  | 1    | Isolated power for 48 MHz outputs                                   |
| 24                      | VSS48MHz     | ground | 1    | Isolated ground for 48 MHz outputs                                  |
| 22,23                   | 48MHz        | O      | 2    | 48 MHz outputs                                                      |
| 26,27                   | SEL[0:1]     | I      | 2    | Logic select pins. LVTTTL levels                                    |
| 25                      | SEL100/66#   | I      | 1    | Select pin for enabling 100 MHz or 66 MHz<br>H = 100 MHz L = 66 MHz |
| 29                      | PWRDWN#      | I      | 1    | Powers down device when held LOW                                    |
| 30                      | CPUSTOP#     | I      |      | Stops CPU clocks LOW if held LOW                                    |
| 31                      | PCI_STOP#    | I      | 1    | Stops PCI clocks LOW if held LOW                                    |
| 37,41                   | VDDCPU[0:1]  | power  | 2    | Power for CPU outputs                                               |
| 34,38                   | VSSPCU[0:]   | ground | 2    | Ground for CPU outputs                                              |
| 35,36,39,40             | CPUCLK[0:3]  | O      | 4    | CPU and Host clock outputs 2.5V                                     |
| 43                      | VSSAPIC      | ground | 1    | Ground for APIC outputs                                             |
| 46                      | VDDAPIC      | power  | 1    | Power for APIC outputs                                              |
| 44,45                   | APIC[0:1]    | O      | 2    | APIC outputs @2.5V. 14.31818 MHz                                    |
| 28                      | SPREAD#      | I      | 1    | Enables Spread Spectrum feature when LOW                            |
| 42                      | NC           | —      | 1    | Reserved for future modification                                    |

### Select Functions

| SEL100/66# | SEL1 | SEL0 | Function       |
|------------|------|------|----------------|
| 0          | 0    | 0    | Hi-Z           |
| 0          | 0    | 1    | Reserved       |
| 0          | 1    | 0    | Reserved       |
| 0          | 1    | 1    | 66 MHz active  |
| 1          | 0    | 0    | Test mode      |
| 1          | 0    | 1    | Reserved       |
| 1          | 1    | 0    | Reserved       |
| 1          | 1    | 1    | 100 MHz active |

| Function Description | Outputs |            |        |          |        |
|----------------------|---------|------------|--------|----------|--------|
|                      | CPU     | PCI, PCI F | 48MHz  | REF[0:2] | IOAPIC |
| Hi-Z                 | Hi-Z    | Hi-Z       | Hi-Z   | Hi-Z     | Hi-Z   |
| Test Mode            | TCLK/2  | TCLK/6     | TCLK/2 | TCLK     | TCLK   |

**Note:**

TCLK is a test clock over driven on the XTAL\_IN input during test mode.

### Clock Enable Configuration

| CPU_STOP# | PCI_STOP# | PWR_DWN# | CPUCLK     | PCICLK | Other Clocks | Crystal | VCO's   |
|-----------|-----------|----------|------------|--------|--------------|---------|---------|
| X         | X         | 0        | low        | low    | Stopped      | off     | off     |
| 0         | 0         | 1        | low        | low    | running      | running | running |
| 0         | 1         | 1        | low        | 33 MHz | running      | running | running |
| 1         | 0         | 1        | 100/66 MHz | low    | running      | running | running |
| 1         | 1         | 1        | 100/66 MHz | 33 MHz | running      | running | running |

CPU\_STOP# is an input signal used to turn off the CPU clocks for low power operation. CPU\_STOP# is asserted asynchronously by the external clock control logic with the rising edge of free running PCI clock and is internally synchronized to the external PCICLK\_F output.


All other clocks continue to run while the CPU clocks are disabled. The CPU clocks are always stopped in a low state and started guaranteeing that the high pulse width is a full pulse. CPU clock on latency is 2 or 3 CPU clocks and CPU clock off latency is 2 or 3 CPU clocks.

## Power Management Timing

| Signal    | Signal State         | Latency                                    |
|-----------|----------------------|--------------------------------------------|
|           |                      | No. of rising edges of free running PCICLK |
| CPU_STOP# | 0 (disabled)         | 1                                          |
|           | 1 (enabled)          | 1                                          |
| PCI_STOP# | 0 (disabled)         | 1                                          |
|           | 1 (enabled)          | 1                                          |
| PWR_DWN#  | 1 (normal operation) | 3ms                                        |
|           | 0 (power down)       | 2 max.                                     |

### Notes:

1. Clock on/off latency is defined as the number of rising edges of free running PCICLKs between when the clock disable goes low/high to when the first valid clock comes out of the device.
2. Power up latency is from when PWR\_DWN# goes inactive (high) to when the first valid clocks are driven from the device.




**CPU\_STOP# Timing Diagram**

### Notes:

1. All timing is referenced to the CPUCLK.
2. The Internal label means inside the chip and is a reference only.
- 3 CPU\_STOP# is an input signal that is made synchronous to the free running PCICLK\_F.
4. ON/OFF latency shown is 2 CPU clocks.

PCI\_STOP# is an input signal used to turn off the PCI clocks for low power operation. PCI clocks are stopped in the low state and started with a guaranteed full high pulse width. There is ONLY one rising edge of external PCICLK after the clock control logic.




**PCI\_STOP# Timing Diagram**

**Notes:**

1. All timing is referenced to the CPUCLK.
2. The Internal label means inside the chip and is a reference only.

The PWR\_DWN# is used to place the device in a very low power state. PWR\_DWN# is an asynchronous active low input. Internal clocks are stopped after the device is put in power down mode. The power on latency is less than 3ms. PCI\_STOP# and CPU\_STOP# are “don’t cares” during the power down operations. The REF0 clock is stopped in the LOW state as soon as possible.



**PWR\_DWN# Timing Diagram**

**Notes:**

1. All timing is referenced to the CPUCLK.
2. The Internal label means inside the chip and is a reference only.
3. PWR\_DWN# is an asynchronous input and metastable conditions could exist. The signal is synchronized inside the part.
4. The shaded sections on the VCO and the Crystal signals indicate an active clock.

## Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

|                                               |                 |
|-----------------------------------------------|-----------------|
| Storage Temperature .....                     | -65°C to +150°C |
| Ambient Temperature with Power Applied .....  | -0°C to +70°C   |
| 3.3V Supply Voltage to Ground Potential ..... | -0.5V to +4.6V  |
| 2.5V Supply Voltage to Ground Potential ..... | -0.5V to +3.6V  |
| DC Input Voltage .....                        | -0.5V to +4.6V  |

### Note:

Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## DC Electrical Characteristics (V<sub>DDQ3</sub> = +3.3V ± 5%, V<sub>DDQ2</sub> = +2.5V ± 5%, T<sub>A</sub> = 0°C to +70°C)

| Parameters        | Description           | Test Conditions                                                    | Min.                 | Typ. | Max.                 | Units |
|-------------------|-----------------------|--------------------------------------------------------------------|----------------------|------|----------------------|-------|
| I <sub>IL</sub>   | Input Leakage Current | 0V < V <sub>IN</sub> < V <sub>DD</sub>                             | -5                   |      | +5                   | μA    |
| V <sub>IL</sub>   | Input Low Voltage     |                                                                    | V <sub>SS</sub> -0.3 |      | 0.8                  | V     |
| V <sub>IH</sub>   | Input High Voltage    | @V <sub>DD</sub>                                                   | +2.0                 |      | V <sub>DD</sub> +0.3 |       |
| V <sub>OL</sub>   | Output Low Voltage    | I <sub>OL</sub> = 1mA, V <sub>DD</sub> = Min.                      |                      |      | 0.4                  |       |
| V <sub>OH</sub>   | Output High Voltage   | I <sub>OL</sub> = -1mA, V <sub>DD</sub> = Min.                     | 2                    |      |                      |       |
| I <sub>DDQ2</sub> | 2.5V Supply Current   | V <sub>DDQ2</sub> = 2.625V, PWRDWN#=0<br>C <sub>LOAD</sub> = Max.  |                      |      | 100                  | μA    |
| I <sub>DDQ2</sub> |                       | V <sub>DDQ2</sub> = 2.625V @ 66.66 MHz<br>C <sub>LOAD</sub> = Max. |                      |      | 72                   | mA    |
| I <sub>DDQ2</sub> |                       | V <sub>DDQ2</sub> = 2.625V @ 100 MHz<br>C <sub>LOAD</sub> = Max.   |                      |      | 100                  |       |
| I <sub>DDQ3</sub> | 3.3V Supply Current   | V <sub>DDQ3</sub> = 3.465V, PWRDWN#=0<br>C <sub>LOAD</sub> = Max.  |                      |      | 500                  | μA    |
| I <sub>DDQ3</sub> |                       | V <sub>DDQ3</sub> = 3.465V, 66.66 MHz<br>C <sub>LOAD</sub> = Max.  |                      |      | 170                  | mA    |
| I <sub>DDQ3</sub> |                       | V <sub>DDQ3</sub> = 3.465V, 100 MHz<br>C <sub>LOAD</sub> = Max.    |                      |      | 170                  |       |
| C <sub>IN</sub>   | Input Capacitance     |                                                                    |                      |      | 5                    | pF    |
| C <sub>OUT</sub>  | Output Capacitance    |                                                                    |                      |      | 6                    |       |
| L <sub>PIN</sub>  | Pin Conductance       |                                                                    |                      |      | 7                    | nH    |
| T <sub>A</sub>    | Ambient Temperature   | No Airflow                                                         | 0                    |      | 70                   | °C    |

### DC Operating Specifications

| Symbol                                           | Parameters                  | Conditions        | Min.     | Max.         | Units |
|--------------------------------------------------|-----------------------------|-------------------|----------|--------------|-------|
| Input Voltage, VDDCORE [0-1] = 3.3V ± 5%         |                             |                   |          |              |       |
| VIH3                                             | Input high voltage          | VDDCORE           | 2.0      | VDDCORE +0.3 | V     |
| VIL3                                             | Input low voltage           |                   | VSS -0.3 | 0.8          |       |
| IIL                                              | Input leakage current       | 0 < VIN < VDDCORE | -5       | +5           | µA    |
| Output Voltage = 2.5V ± 5% VDDAPIC, VDDCPU [0-1] |                             |                   |          |              |       |
| VOH2                                             | Output high voltage         | IOH = -1mA        | 2.0      |              | V     |
| VOL2                                             | Output low voltage          | IOL = 1mA         |          | 0.4          |       |
| Output Voltage = 3.3V ± 5% VDDREF                |                             |                   |          |              |       |
| VOH3                                             | Output high voltage         | IOH = -1mA        | 2.4      |              | V     |
| VOL3                                             | Output low voltage          | IOL = 1mA         |          | 0.4          |       |
| Output Voltage = 3.3V ± 5% VDDCPI [0-1]          |                             |                   |          |              |       |
| VPOH                                             | PCI Bus output high voltage | IOH = -1mA        | 2.4      |              | V     |
| VPOL                                             | PCI Bus output low voltage  | IOL = 1mA         |          | 0.55         |       |
|                                                  |                             |                   |          |              |       |
| CIN                                              | Input pin capacitance       |                   |          | 5            | pF    |
| CXTAL                                            | XTAL pins capacitance       | 13.5              | 18.0     | 22.5         |       |
| COUT                                             | Output pin capacitance      |                   |          | 6            |       |
| LPIN                                             | Pin Inductance              |                   |          | 7            | nH    |
| TA                                               | Ambient Temperature         | No airflow        | 0        | 70           | °C    |

### Buffer Specifications

| Buffer Name | V <sub>DD</sub> Range(V) | Impedance ( $\Omega$ ) | Buffer Type |
|-------------|--------------------------|------------------------|-------------|
| CPU         | 2.375 - 2.625            | 13.5 - 45              | Type 1      |
| APIC        | 2.375 - 2.625            | 9 - 30                 | Type 2      |
| 48MHz, REF  | 3.135 - 3.465            | 20 - 60                | Type 3      |
| PCI         | 3.135 - 3.465            | 12 - 55                | Type 4      |

#### Type 1: CPU Clock Buffers (2.5V)

| Symbol             | Parameters                        | Conditions                | Min. | Typ. | Max. | Units |
|--------------------|-----------------------------------|---------------------------|------|------|------|-------|
| I <sub>OHMIN</sub> | Pull-up current                   | V <sub>OUT</sub> = 1.0V   | -27  |      |      | mA    |
| I <sub>OHMAX</sub> | Pull-up current                   | V <sub>OUT</sub> = 2.375V |      |      | -27  |       |
| I <sub>OLMIN</sub> | Pull-down current                 | V <sub>OUT</sub> = 1.2V   | 27   |      |      |       |
| I <sub>OLMAX</sub> | Pull-down current                 | V <sub>OUT</sub> = 0.3V   |      |      | 30   |       |
| t <sub>RH</sub>    | 2.5V Type 1 output rise edge rate | 2.5V + /-5% @ 0.4V-2.0V   | 1    |      | 4    | V/ns  |
| t <sub>FH</sub>    | 2.5V Type 1 output fall edge rate | 2.5V + /-5% @ 2.0V-0.4V   | 1    |      | 4    |       |

#### Type 2: APIC Buffers (2.5V)

| Symbol             | Parameters                        | Conditions               | Min. | Typ. | Max. | Units |
|--------------------|-----------------------------------|--------------------------|------|------|------|-------|
| I <sub>OHMIN</sub> | Pull-up current                   | V <sub>OUT</sub> = 1.4V  | -36  |      |      | mA    |
| I <sub>OHMAX</sub> | Pull-up current                   | V <sub>OUT</sub> = 2.5V  |      |      | -21  |       |
| I <sub>OLMIN</sub> | Pull-down current                 | V <sub>OUT</sub> = 1.0V  | 36   |      |      |       |
| I <sub>OLMAX</sub> | Pull-down current                 | V <sub>OUT</sub> = 0.2V  |      |      | 31   |       |
| t <sub>RH</sub>    | 2.5V Type 2 output rise edge rate | 2.5V $\pm$ 5% @0.4V-2.0V | 1    |      | 4    | V/ns  |
| t <sub>FH</sub>    | 2.5V Type 2 output fall edge rate | 2.5V $\pm$ 5% @2.0V-0.4V | 1    |      | 4    |       |

#### Type 3: 48MHz, REF Buffers (3.3V)


| Symbol             | Parameters                        | Conditions                | Min. | Typ. | Max. | Units |
|--------------------|-----------------------------------|---------------------------|------|------|------|-------|
| I <sub>OHMIN</sub> | Pull-up current                   | V <sub>OUT</sub> = 1.0V   | -29  |      |      | mA    |
| I <sub>OHMAX</sub> | Pull-up current                   | V <sub>OUT</sub> = 3.135V |      |      | -23  |       |
| I <sub>OLMIN</sub> | Pull-down current                 | V <sub>OUT</sub> = 1.95V  | 29   |      |      |       |
| I <sub>OLMAX</sub> | Pull-down current                 | V <sub>OUT</sub> = 0.4V   |      |      | 27   |       |
| t <sub>RH</sub>    | 3.3V Type 3 output rise edge rate | 3.3V $\pm$ 5% @0.4V-2.4V  | 0.5  |      | 2    | V/ns  |
| t <sub>FH</sub>    | 3.3V Type 3 output fall edge rate | 3.3V $\pm$ 5% @2.4V-0.4V  | 0.5  |      | 2    |       |

#### Type 4: PCI Clock Buffers (3.3V)


| Symbol             | Parameters                        | Conditions                | Min. | Typ. | Max. | Units |
|--------------------|-----------------------------------|---------------------------|------|------|------|-------|
| I <sub>OHMIN</sub> | Pull-up current                   | V <sub>OUT</sub> = 1.0V   | -33  |      |      | mA    |
| I <sub>OHMAX</sub> | Pull-up current                   | V <sub>OUT</sub> = 3.135V |      |      | -33  |       |
| I <sub>OLMIN</sub> | Pull-down current                 | V <sub>OUT</sub> = 1.95V  | 30   |      |      |       |
| I <sub>OLMAX</sub> | Pull-down current                 | V <sub>OUT</sub> = 0.4V   |      |      | 38   |       |
| t <sub>RH</sub>    | 3.3V Type 4 output rise edge rate | 3.3V ±5% @ 0.4V-2.4V      | 1    |      | 4    | V/ns  |
| t <sub>FH</sub>    | 3.3V Type 4 output fall edge rate | 3.3V ±5% @ 2.4V-0.4V      | 1    |      | 4    |       |

#### AC Timing

| Figure 1. Host Clock to PCI CLK Offset | Parameters                           | 66 MHz |      | 100 MHz |      | Units |
|----------------------------------------|--------------------------------------|--------|------|---------|------|-------|
|                                        |                                      | Min.   | Max. | Min.    | Max. |       |
| t <sub>HKP</sub> (2.5V)                | Host CLK period                      | 15.0   | 15.5 | 10.0    | 10.5 | ns    |
| t <sub>HKH</sub> (2.5V)                | Host CLK high time                   | 5.2    |      | 3.0     |      |       |
| t <sub>HKL</sub> (2.5V)                | Host CLK low time                    | 5.0    |      | 2.8     |      |       |
| t <sub>HRISE</sub> (2.5V)              | Host CLK rise time                   | 0.4    | 1.6  | 0.4     | 1.6  |       |
| t <sub>HFALL</sub> (2.5V)              | Host CLK fall time                   | 0.4    | 1.6  | 0.4     | 1.6  |       |
| t <sub>JITTER</sub> (2.5V)             | Host CLK Jitter                      |        | 250  |         | 250  | ps    |
| Duty Cycle (2.5V)                      | Measured at 1.25V                    | 45     | 55   | 45      | 55   | %     |
| t <sub>HSKW</sub> (2.5V)               | Host Bus CLK Skew                    |        | 175  |         | 175  | ps    |
| t <sub>IOSKW</sub>                     | IO APIC Bus CLK Skew                 |        | 250  |         | 250  |       |
| t <sub>PZL</sub> , t <sub>PZH</sub>    | Output enable delay                  | 1.0    | 8.0  | 1.0     | 8.0  | ns    |
| t <sub>PLZ</sub> , t <sub>PHZ</sub>    | Output disable delay                 | 1.0    | 8.0  | 1.0     | 8.0  |       |
| t <sub>HSTB</sub>                      | Host CLK Stabilization from power-up |        | 3    |         | 3    | ms    |
| t <sub>PKP</sub>                       | PCI CLK period                       | 30.0   | ∞    | 30.0    | ∞    | ns    |
| t <sub>PKPS</sub>                      | PCI CLK period stability             |        | 500  |         | 500  | ps    |
| t <sub>PKH</sub>                       | PCI CLK high time                    | 12.0   |      | 12.0    |      | ns    |
| t <sub>PKL</sub>                       | PCI CLK low time                     | 12.0   |      | 12.0    |      |       |
| t <sub>PSKW</sub>                      | PCI Bus CLK Skew                     |        | 500  |         | 500  | ps    |
| t <sub>HPOFFSET</sub>                  | Host to PCI Clock Offset             | 1.5    | 4.0  | 1.5     | 4.0  | ns    |
| t <sub>PSTB</sub>                      | PCI CLK Stabilization from power-up  |        | 3    |         | 3    | ms    |



**Figure 1. Host Clock to PCI CLK Offset**



**Figure 2. Clock Output Waveforms**

### Minimum and Maximum Expected Capacitive Loads


| Clock             | Min. Load | Max. Load | Units | Notes                           |
|-------------------|-----------|-----------|-------|---------------------------------|
| CPU Clocks (HCLK) | 10        | 20        | pF    | 1 device load, possible 2 loads |
| PCI Clocks (PCLK) | 30        | 30        |       | Meets PCI 2.1 requirements      |
| 48 MHz Clock      | 10        | 20        |       | 1 device load                   |
| REF               | 10        | 20        |       | 1 device load                   |
| APIC              | 10        | 20        |       | 2 device loads                  |

#### Notes:


1. Maximum rise/fall times are guaranteed at maximum specified load for each type of output buffer.
2. Minimum rise/fall times are guaranteed at minimum specified load for each type of output buffer.
3. Rise/fall times are specified with pure capacitive load as shown. Testing is done with an additional 500W resistor in parallel.

### Design Guidelines to Reduce EMI

1. Place series resistors and CI capacitors as close as possible to the respective clock pins. Typical value for CI is 10pF. Series resistor value can be increased to reduce EMI provided that the rise and fall time are still within the specified values.
2. Minimize the number of “vias” of the clock traces.
3. Route clock traces over a continuous ground plane or over a continuous power plane. Avoid routing clock traces from plane to plane (refer to rule #2).
4. Position clock signals away from signals that go to any cables or any external connectors.



## PCB Layout Suggestion



### Note:

This is only a suggested layout. There may be alternate solutions depending on actual PCB design and layout.


As a general rule, C2-C11 should be placed as close as possible to their respective V<sub>DD</sub>.

Recommended capacitor values:

C2-C11 ..... 0.1μF, ceramic

C1, C12 ..... 22μF

## 48-Pin SSOP Package Data



## Table of Dimensions

| Body      |      | E (Width) | D (Length) | A (Height) | e (Pin-to-Pin pitch) |
|-----------|------|-----------|------------|------------|----------------------|
| 48 pins   | Min. | 0.291     | 0.620      | 0.095      | 0.025                |
| (300 mil) | Max. | 0.299     | 0.630      | 0.110      | -                    |

## Ordering Information

| P/N      | Description         |
|----------|---------------------|
| PI6C100V | 48-pin SSOP Package |