

PI6C9930

3.3V Zero-Delay Clock Buffer

Features

- Near zero input to output delay
- Seven copies of the REF/2 or Six copies of REF plus one REF × 2
- 25 100 MHz output
- 50% duty cycle
- Lowskew
- Low jitter (<250ps cycle-to-cycle)
- · Low noise balanced drive outputs
- $V_{CC} = 3.3V \pm 0.3V$, $T_A = 0^{\circ}$ to 70°
- 24-pin 209 mil wide SSOP (H)
- 24-pin 150 mil wide QSOP (Q)
- 24-pin 300 mil wide SOIC (S)

Applications

• PCI 66 MHz or 33 MHz systems

Product Description


The PI6C9930 Clock Buffer offers zero-delay, low-skew system clock distribution. These multiple output clock drivers optimize the timing of high-performance computer systems. Each of eight individual drivers can drive series-terminated transmission lines with impedances as low as 50Ω while delivering minimal output skews and full-swing logic levels.

Connecting Q0 to FB provides REF/2 outputs on Q1-Q7. Connecting any of Q1 - Q7 output to FB produces six copies of the REF input plus one REF x 2 on Q0.


Test Mode

In normal system operation, this pin is connected to ground. For testing purposes, the TEST pin can have a removable jumper to ground, or be tied LOW through a 100Ω resistor. This will allow drive by an external tester. If the TEST input is forced HIGH, the device will operate with its internal phase-locked loop disconnected, and input levels supplied to REF will directly control all outputs. Relative output to output functions are the same as in normal mode.

Block Diagram



Pinout



177 PS8096B 01/25/99



Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature65°C to +150°C
Ambient Temperature with Power Applied55°C to +125°C
Supply Voltage to Ground Potential0.5V to +7.0V
DC Input Voltage0.5V to +7.0V
Output Current into Outputs (LOW)

Note:

Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Operating Range

Range	Ambient Temperature	V_{CC}
Commercial	0°C to +70°C	$3.3V \pm 0.3V$

Pin Description

Pin Name	I/O	Functional Description
REF	I	Reference Frequency Input. This input supplies the frequency and timing against which all functional variation is measured
FB	Ι	PLL feedback input (typically connected to one of eight outputs)
FS	Ι	Two-level frequency range select. Internal Pull-up
TEST	Ι	Two-level select. See Test Mode section. Internal Pull-up
Qo	О	Clock Output, no divider
Q1 - Q7	О	Clock outputs with internal divide by 2
V _{CCN}	PWR	Power supply for output drivers
V _{CCQ}	PWR	Power supply for internal circuitry
GND	PWR	Ground
NC		No Connection



Electrical Characteristics Over Operating Range

Symbol	Parameters	Test Conditions	Min.	Max.	Units
V _{OH}	Output HIGH Voltage	V_{CC} = Min., I_{OH} = -24 mA	2.4		
V _{OL}	Output LOW Voltage	V_{CC} = Min., I_{OL} = +24 mA		0.4	
V _{IH}	Input HIGH Voltage (REF and FB inputs only)		2.0	V _{CC}	V
V _{IL}	Input LOW Voltage (REF and FB inputs only)		-0.5	0.8	
I _{IIH}	Input HIGH Leakage Current (REF, Test, FS, and FB inputs only)	$V_{CC} = Max., V_{IN} = Max.$		10	μΑ
I_{IL}	Input LOW Leakage Current (REF, Test, FS, and FB inputs only)	$V_{\rm CC}$ = Max., $V_{\rm IN}$ = 0.4V	-500		·
Ios	Output Short Circuit Current ⁽²⁾	$V_{CC} = Max., V_{OUT} = GND (25^{\circ}C \text{ only})$		-250	
I _{CCQ}	Operating Current Used by Internal Circuitry	V _{CCN} = V _{CCQ} = Max., All Inputs Select Open		85	mA
I _{CCN}	Output Buffer Current per Output Pair ⁽³⁾	$V_{CCN} = V_{CCQ} = Max., I_{OUT} = 0 mA$ Inputs Selects Open, fimax		14	
PD	Power Dissipation per Output Pair ⁽⁴⁾	$V_{CCN} = V_{CCQ} = Max., I_{OUT} = 0 \text{ mA}$ Inputs Selects Open, f_{MAX}		78	mW

Notes:

- 1. If these inputs, which are normally wired to V_{CC} , GND, are switched, the function and timing of the outputs may glitch and the PLL may require an additional t_{LOCK} time before all datasheet limits are achieved.
- 2. Tested one output at a time, output shorted for less than one second, less than l0% duty cycle. Room temperature only.
- 3. (TBD) Total output current per output pair is approximated by the following expression that includes device current plus load current.

$$I_{CCN} = [(4 + 0.11F) + [((835 - 3F)/Z) + (.0022FC)]N1] \times 1.1$$

Where: F = frequency in MHz

Z = line impedance in ohms

C = capacitive load in pF

 $FC = F \times C$

N = number of loaded outputs: 0, 1, or 2

4. (TBD) Total power dissipation per output pair can be approximated by the following expression that includes device power dissipation plus power dissipation due to the load circuit:

 $PD = [(22 + 0.61F) + [((1550 - 2.7F)/Z) + (0.125FC)]N] \times 1.1$ (See note 3 for variable definition)

179


- 5. TBD
- 6. Applies to REF and FB inputs only. Tested initially and after any design or process changes that may affect these parameters.



Capacitance^(1,6) ($T_A = 25^{\circ}C$, f = 1 MHz, $V_{IN} = 0V$, $V_{OUT} = 0V$)


Parameter	Description	Test Conditions	Max.	Units
C_{IN}	Input Capacitance	$T_A = 25C$, $f = 1$ MHz, $V_{CC} = 3.3V$	10	pF

AC Test Load and Waveform



180

AC Timing Diagram



PS8096B 01/25/99



Switching Characteristics Over Operating Range⁽¹⁴⁾

(Commercial: $T_A = 0$ °C to 70°C, $V_{CC} = 3.3V \pm 10\%$)

Symbol	Description		Min.	Тур.	Max.	Units
£	f _{NOM} Operation Clock Frequency in MHz	FS = LOW	25		50	MHz
INOM		FS = HIGH or Floating	50		100	MITIZ
trpwh	REF Pulse Width HI	IGH	5.0			
t _{RPWL}	REF Pulse Width LOW		5.0			
t _{SKEW}	Zero Output Skew (All Outputs) ^(7,8)			0.3	0.6	ns
t _{DEV}	Device-to-Device Skew ^(9,10)				1.2	
t _{PD}	Propagation delay, REF Rise to FB Rise		-0.5	0.0	+0.5	
tcyc	Output Duty Cycle, Target Spec @ 66MHz		45	50	55	%
SRATE	Slew Rate ^(11,12)		1	1.5	4	V/ns
tLOCK	PLL Lock Time ⁽¹³⁾				0.5	ms
t _{JR}	Cycle-to-Cycle Output Jitter				325	ps

Notes:

- 7. Skew is defined as the time between the earliest and the latest output transition among all outputs with AC Test Load.
- 8. t_{SKEW} is defined as the skew between outputs.
- 9. t_{DEV} is the output-to-output skew between any two outputs on separate devices operating under the same conditions (V_{CC} , ambient temperature, air flow, etc.).
- 10. Tested initially and after any design or process changes that may affect these parameters.
- 11. Specified with outputs loaded without 20pF in AC Test Load.
- 12. Slew Rate (s_{RATE}) measured between 0.3V_{CC} and 0.5V_{CC} (0.99V and 1.65V).
- 13. t_{LOCK} is the time that is required before synchronization is achieved. This specification is valid only after V_{CC} is stable and within normal operating limits. This parameter is measured from the application of a new signal or frequency at REF or FB until t_{PD} is within specified limits.
- 14. Test measurement levels for the PI6C9930 are PCI levels $(0.4V_{CC})$ to $0.4V_{CC}$. Test conditions assume signal transition times of 2ns or less and output loading as shown in the AC Test Loads and Waveforms unless otherwise specified.

Ordering Information

P/N	Description	
PI6C9930H	24 pin SSOP Package	
PI6C9930Q	24 pin QSOP Package	
PI6C9930S	24 pin SOIC Package	

Pericom Semiconductor Corporation

2380 Bering Drive • San Jose, CA 95131 • 1-800-435-2336 • Fax (408) 435-1100 • http://www.pericom.com