

# AD9005A

**FEATURES** 

Complete 12-Bit A/D Converter Includes Track and Hold, Reference, and Timing Bipolar Analog Input (±1.024 V) Up to 10 MSPS Sampling Rate Low Power Dissipation: 3.2 W Low Harmonic Distortion MIL-STD-883-Compliant Versions Available

**APPLICATIONS** 

Radar **Digital Receivers** Electro-Optics **Medical Scanners** Signal Intelligence Spectrum Analyzers


#### **GENERAL DESCRIPTION**

The AD9005A is a complete 12-bit A/D converter which includes on-board track-and-hold amplifier, voltage reference, and timing circuits. Featuring sampling rates from dc to 10 MSPS, the AD9005A uses a subranging converter architecture to achieve high speed and high resolution. Dynamic performance includes a SNR of 64 dB and harmonic distortion of -72 dBc with a 4.3 MHz analog input.

This unit replaces its predecessor, the AD9005. The AD9005A uses a higher level of integration than the earlier design to provide increased performance, better reliability, and reduced cost.

The AD9005ALM guarantees a minimum 76 dBc (@ 2.3 MHz) spurious free dynamic range (SFDR) for applications which have demanding ac performance requirements. All grades are fully tested for dynamic performance.

#### **FUNCTIONAL BLOCK DIAGRAM**



Critical to the performance of the AD9005A is the use of advanced bipolar integrated circuits, custom designed for this device and manufactured by Analog Devices. The AD9005A is TTL-compatible with offset binary outputs. It is available in a 46-pin hermetic metal DIP in two temperature ranges: 0°C to +70°C commercial range and -55°C to +125°C military range (case temperature).

The AD9005A is available in versions compliant with MIL-STD-883. Refer to the Analog Devices Military Products Databook or current AD9005A/883B data sheet for detailed specifications.

REV. A

ANALOG-TO-DIGITAL CONVERTERS 2-697

# AD9005A—SPECIFICATIONS

# T-51-10-12

ABSOLUTE MAXIMUM RATINGS <sup>1</sup>	
Positive Supply Voltage (+V <sub>CC</sub> )	+18 V
Negative Supply Voltage (-V <sub>EE</sub> )	–18 V
Positive Supply Voltage (+V <sub>S</sub> )	+6 V
Negative Supply Voltage (-V <sub>S</sub> )	6 V
Analog Input Voltage (Pin 45)	±3,0 V dc
Digital Input Voltage0.5	5 V to +Vs
Digital Output Current	1 m 1

Operating Temperature Range (Case)
AD9005KM 0°C to +70°C
AD9005TM
Storage Temperature Range65°C to +150°C
Junction Temperature <sup>2</sup> +175°C
Lead Soldering Temperature (10 sec)+300°C

## **ELECTRICAL CHARACTERISTICS** (+ $V_{cc}$ =+15 V, - $V_{EE}$ =-15 V, + $V_{s}$ =+5 V, - $V_{s}$ =-5.2 V, unless otherwise stated)

		Test	Commercial 0°C to +70°C AD9005AKM			(	Commerci °C to +70 AD9005AL	°C	-			
Parameter	Temp	Level	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Units
RESOLUTION LSB Weight	+25°C Full	Ĭ V	12	0.5		12	0.5		[2	0.5		Bits mV
STATIC ACCURACY Differential Nonlinearity	+25°C Full	I VI	-0.75 -1.0	±0.5	+0.75 +1.5	-0.75 -1.0	±0.5	+0.75 +1.5	-0.75 -1.0	±0.5	+0.75	LSB LSB
Integral Nonlinearity	+25℃ Full	I IV		±1.0	±1.25 ±2.25		±1.0	±1.25 ±2.25		±1.0	±1.25 ±2.25	LSB LSB
No Missing Codes	Full	VI	G G	UARANTEE	D	G	UARANTE	ED	G	UARANTE	ED	ŀ
Gain Error	+25°C	I		±0.5	±1.0		±0.5	±1.0	}	±0.5	±1.0	% FS
or 1	Full	VI	ŀ		±2.0			±2.0	1		±2.0	% FS
Offset Error	+25°C Full	I VI		±4	±15 ±30		±4	±15 ±40		±4	±15 ±40	mV mV
ANALOG INPUT									<del> </del>		-	
Input Voltage Range	Full	V	050	±1.024	1050	050	±1.024	1050	0.00	±1.024	1050	V p-p
Input Resistance Input Capacitance	Full +25°C	VI	950	1000 5	1050	950	1000 5	1050	950	1000 5	1050	Ω
Large Signal Input Bandwidth <sup>3</sup>	Full	v		38			38			38		pF MHz
DYNAMIC CHARACTERISTICS <sup>5</sup>								·				-
Maximum Conversion Rate	Full	I	10			10			10			MSPS
Output Data Delay6. 9 (tpD)	+25°C	V		90		ľ	90			90		ns
Aperture Delay (tA)	+25°C	V		5			5			5		ns
Aperture Uncertainty	+25°C	ĮV		10	20		10	20	}	10	20	ps rms
Transient Response (to ±1 LSB)7	+25°C	IV			120			120	l		120	ns
Overvoltage Recovery Time <sup>8</sup> (to ±1 LSB)	+25°C	IV			250			250			250	ns
Harmonic Distortion 10, 4		1										
$F_{IN} = 540 \text{ kHz}$	+25°C	IV	-73	-78		-79	-83		-73	-78		dBc
$\mathbf{F}_{IN} = 2.3 \text{ MHz}$	+25°C	I	-68	-72		-76	-80		-68	-72		dBc
	Full	VI	-67			-75			-66			dBc
$F_{IN} = 4.3 \text{ MHz}$	+25°C Fuli	I VI	-66 -65	-72		-68 -67	-75		-66 -63	-72		dBc dBc
Signal to Noise Ratio11, 4	1 444	'`	"			\			0.5			u.c.
$F_{IN} = 540 \text{ kHz}$	+25°C	IV	65	67		66	68		65	67		dB
$F_{IN} = 2.3 \text{ MHz}$	+25°C	I	63	65		65	66		63	65		dB
m	Full	VI VI	63			64			60	٠.		dB
$F_{IN} = 4.3 \text{ MHz}$	+25℃ Full	I VI	62 61	64		63 62	65		62 60	64		dB dB
Two-Tone Intermodulation Distortion <sup>12</sup>	1411	''	"			02			00			ub
$F_{IN} = 2.2 \text{ MHz} + 2.3 \text{ MHz}$	+25°C	v		-75			-76		}	-75		dBc
ENCODE INPUT <sup>14</sup>		<b></b>										<del>                                     </del>
Logic "1" Voltage	Full	IV	2.0			2.0			2.0			V
Logic "0" Voltage	Full	IV			0.8	1		0.8	ĺ		0.8	V
Logic "1" Current	Full	I			150			150			150	μA
Logic "0" Current	Full +25°C	I V		5	150		5	150		5	150	μA
Input Capacitance Encode Pulse Width (High)	+25°C	IV	25	J		25	J		25	ن		pF ns
DIGITAL OUTPUTS						†	······				<del></del>	<del> </del>
Logic "I" Voltage (2 mA Source)	Full	İ	2.4			2.4			2.4			V
Logic "0" Voltage (4 mA Sink)	Full	I.			0.4			0.4			0.4	l v
Logic Coding	Full	[ IV	1	Offset Binary		1 (	Offset Bina	ry	ı	Offset Binar	ry	

	n ^	~~	
n	IIU		15A
-	11.7		

Parameter	Te		O A	°C to +70 LD9005AK	Commercial C to +70°C D9005AKM		Commerci °C to +70 D9005AL	rc M	-5 A			
	Temp	Level	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Units
POWER SUPPLY	ŀ		i									<del> </del>
Supply Voltage +V <sub>CC</sub>	Full	VI	+14.25	+15.0	+15.75	+14.25	+15.0	+15.75	+14.25	+15.0	+15.75	v
Supply Current +V <sub>CC</sub>	Full	l VI		15	25		15	25		15	25	mA
Supply Voltage -VEE	Full	VΙ	-14,25	-15.0	-15.75	-14.25	-15.0	-15.75	-14.25	-15.0	-15.75	V
Supply Current -VEE	Full	VI		30	55	•	30	55		30	55	I ' .
Supply Voltage +V <sub>s</sub>	Fuli	VI	4.75	5.0	5.25	4.75	5.0	5.25	4.75	5.0	5.25	mA V
Supply Current Analog +V <sub>s</sub>	Full	VI	1	180	210		180	210	7.75	180	210	
Supply Current Digital +V <sub>s</sub>	Fuli	VI .		43	60		43	60		43	60	mA
Supply Voltage -V <sub>S</sub>	Full	VI	-4.95	-5.2	-5.45	-4.95	-5.2	-5.45	-4.95	-5.2		mA
Supply Current Analog -V <sub>s</sub>	Full	VI	İ	210	250	1,125	210	250	-4.55	210	-5.45	ν.
Supply Current Digital -Vs	Full	VI		65	100		65	100			250	mA
Nominal Power Dissipation	Full	VI		3.2	4.0		3.2	4.0		65	100	mA
PSRR <sup>13, 15</sup>	+25°C	Í		10.0	0.02		0.01	0.02		3.2 0.01	4.0 0.02	₩ %/%

#### **EXPLANATION OF TEST LEVELS**

#### Test Level

- I 100% production tested.
- II 100% production tested at +25°C, and sample tested at specified temperatures.
- III Periodically sample tested only.
- IV Parameter is guaranteed by design and characterization testing.
- V Parameter is a typical value only.
- VI All devices are 100% production tested at +25°C. 100% production tested at temperature extremes for military temperature devices. Guaranteed, not tested, for commercial temperature range

NOTES

Absolute maximum ratings are limiting values, to be applied individually, and beyond which the serviceability of the circuit may be impaired. Functional operation under any of these conditions is not necessarily implied. Exposure to absolute rating conditions for extended periods of time may affect device reliability.

Maximum junction temperature should not be allowed to exceed +175°C. Hybrid thermal model:

Junction = tambient + P\_Dissipation × (\theta\_{CA}) + (T\_S - T\_C) max

where (T\_S - T\_C) max = 10°C

46 Pin metal DIP: \theta\_{CA} = 14°C/W in still air;

\theta\_{CA} = 6°C/W with 500 LFPM air flow

Determined by 3 dB reduction in reconstructed output.

Input at 1 dB below full scale.

Measured at 10 MHz encode rate.

Measured from ENCODE in to data out for LSB only.

Measured at 10 MHz encode rate.

Measured from ENCODE in to data out for LSB only.

For full-scale step input; 12-bit accuracy is attained in the specified time.

Recovers to 12-bit accuracy in specified time following 200% full-scale input voltage.

Recovers to 12-bit accuracy in specified time following 200% full-scale input voltage.

Recovers to 12-bit accuracy in specified time following diagram).

<sup>\*</sup>Excludes pipeline delay or two clock cycles (see timing diagram).

16 Worst case spurious in-band signal relative to input level.

17 RMS signal to RMS noise, including harmonics.

18 Worst case spurious in-band signal relative to level of input tones, which are both -7 dB below full scale.


<sup>13</sup> Sensitivity of full-scale gain error with respect to power supply variation within supply Min/Max limits.

14 ENCODE signal rise and fall times should be less than 5 ns for normal operation. Transition from "0" to "1" initiates conversion.

<sup>15</sup>PSRR is tested over given voltage range.

Specifications subject to change without notice.

#### AD9005A PIN DESIGNATIONS




#### AD9005A PIN DESCRIPTIONS

Pin	Name			Descr	iption									
1	GROUND			Circui	t grou	nd. Al	l grou	nds sh	ould t	e con	nected	togetl	her ne	ar the AD9005A.
2	NC					ly con						_		
3	ANALOG $+V_s$			Positiv	ve anal	og sur	ply p	n. No	minall	y +5	V dc.			
4	T/H OUT			Outpu	t of in	iternal	track-	and-h	old an	ıplifier	. Com	nect to	Pin 5	for normal operation
5	A/D IN			Input	to inte	ernal A	/D en	coder,	Conn	ect to	Pin 4	for no	rmal o	operation.
6	ANALOG -V <sub>\$</sub>			Negat	ive ana	alog su	ipply j	oin. N	omina	lly -5	.2 V d	c.		
7, 8	DNC			Do no	t conn	ect. I	iterna	test p	oint.					
9	$D_{11}$ (MSB)			Most	signific	ant bi	t of d	gital o	output	data.				
10-19	$D_1-D_{10}$			Digita	l data	outpu	ts.							
20	$D_0$ (LSB)			Least	signifi	cant b	it of d	igital o	output	data.				
						OU'	TPUT	COD	ING					
	ANALOG													
	INPUT	D <sub>11</sub>	D <sub>10</sub>	D <sub>9</sub>	D <sub>8</sub>	D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	$D_4$	D <sub>3</sub>	$D_2$	$D_1$	$D_0$	
	≥+1.024V	1	1	1	1	1	i	1	1	1	1	1	I	
	≤-1.024V	0	0	0	0	0	0	0	0	0	0	0	0	
21	DIGITAL +Vs		F	Positive	e digit	ลโรบบ	olv pir	ı. Non	ninally	+5 V	de.			
22, 23	GROUND											togeth	er nea	r the AD9005A.
24	ENCODE										edge t			, , , , , , , , , , , , , ,
25, 26	GROUND							•		_	•			r the AD9005A.
27-29	DNC					ct. In								
30	ANALOG $+V_s$		F	ositiv	e analo	g sup	ply pir	ı, Nor	ninally	/ +5 V	dc.			
31	DIGITAL -Vs		1	Vegati	ve digi	tal sur	ply p	n. No	minall	y -5.	2 V do	: <b>.</b>		
32	GROUND		(	Circuit	groun	d. All	groun	ds sho	ould be	e conn	ected 1	togeth	er nea	r the AD9005A,
33	$-\mathbf{V_{EE}}$		ì	Vegati	ve ana	log su	ply p	in. No	minall	ly - 15	V dc.	, -		
34, 35	GROUND		(	Circuit	groun	d. All	groun	ds sho	ould be	e conn	ected (	togeth	er nea	r the AD9005A.
36	DNC		I	Oo not	conne	et. In	ternal	test po	oint.					
37, 38	GROUND									e conn	ected 1	togeth	er nea	r the AD9005A.
39, 40	DNC		I	Oo not	conne	ct. In	ternal	test po	oint.					
41	NC					у сопп								
42	ANALOG -V <sub>s</sub>										2 V do			
	$-V_{EE}$										V dc.			
43			Ī	ositiv	e analo	g sup	olv oir	ı. Nor	ninally	+15	V dc.			
44	$+v_{cc}$													
	+V <sub>CC</sub> ANALOG INPUT GROUND		A	nalog		. Full	scale o	of ±1.	024 V	•				r the AD9005A,


### AD9005A

#### TIMING DIAGRAM T-51-10-12 N+3 ANALOG INPUT N + 2 APERTURE DELAY (IA) ENCODE -¹PD → OUTPUT N-3 N-2 N-1 DATA N + 1

### **EQUIVALENT INPUT/OUTPUT CIRCUITS**



#### **BURN-IN CIRCUIT**



REV. A

ANALOG-TO-DIGITAL CONVERTERS 2-701

### AD9005A

#### APPLICATIONS INFORMATION

The AD9005A is a complete analog-to-digital converter. The AD9005A uses a subranging A/D architecture enhanced by hybrid technology. This includes an on-board track-and-hold amplifier, on-board references, timing circuitry and output latches.

The analog input of the AD9005A is fed directly into the internal track-and-hold amplifier, thus eliminating the need for external signal conditioning in many applications. This amplifier provides low input capacitance and a bipolar (±1.024 V) input range. Normally reverse-biased Schottky diodes on the input provide overrange protection. If the amplitude, bandwidth or dc voltage level of the analog input signal calls for external signal conditioning, it is advisable to use an amplifier with low harmonic distortion and low noise characteristics. Selecting the amplifier may be difficult because the performance of the AD9005A will probably exceed the performance of most commercially available amplifiers. A notable exception is the AD9617, a wideband, low noise current feedback amplifier. It is important to remember that band limiting the analog input signal can avoid aliasing during the A/D conversion process.

Timing in the AD9005A is critical, and careful measures must be taken to support 12-bit accuracy. One simple way to enhance the performance of the AD9005A is to synchronize the system clock to a crystal oscillator. This will minimize any clock jitter,


a must for maintaining the spectral purity of analog signals near Nyquist limits. Because the conversion cycle begins with the rising edge of the encode signal, a fast, clean rising edge will also help to reduce any clock jitter.

When the ENCODE signal of the AD9005A goes HIGH, the internal track-and-hold enters the hold state; after 65 ns, it returns to track mode. In applications in which the AD9005A is clocked slowly or intermittently (i.e., in burst mode), the encode signal should be returned to a logic LOW state during the idle periods.

The ENCODE signal pulse width should also be adjusted so that it is in the HIGH (hold) state for a minimum of 25 ns. This ensures that the T/H enters the hold mode before the A/D conversion takes place.

The AD9005A has many appealing characteristics for 12-bit A/D converter applications. Its dynamic performance is state-of-the-art in hybrid technology. Typical applications include radar, missile guidance, digital oscilloscopes, waveform analyzers, medical instrumentation, electro-optics, communications and ESM.

#### TYPICAL AD9005A APPLICATION



AD9005A T-51-10-12

#### Layout Information

The accuracy of a 12-bit converter, especially one with the dynamic performance level of the AD9005A, requires that designers pay careful attention to printed circuit board layouts. Analog signal paths should be impedance matched, with termination/ load resistors at or near package connections. Analog signal paths should also be isolated from digital signal paths. Otherwise digital signals can be capacitively coupled into the analog section of the circuit, degrading the overall performance of the A/D converter.

Digital switching noise on power supplies can also degrade converter performance. Because of this noise (inherent with TTL logic), the digital power supplies of the AD9005A should be separated from the analog power supplies. In addition, each power supply should be capacitively decoupled to ground. To accomplish this, a single large value capacitor with a high resonant frequency (a 10  $\mu$ F tantalum capacitor for example) should be used on each of the AD9005A's power supplies, at or near the package. In addition, a lower value capacitor with good high frequency characteristics (a 0.1 µF ceramic chip capacitor is recommended) should be connected to each power supply pin connection.

For applications in which only single +5 V and/or -5.2 V supplies are available, a ferrite bead, placed in series between the


analog and digital power pins, can be used to isolate the digital noise from the analog circuits.

Noise on the circuit ground is often the limiting factor in A/D converter performance. Perhaps the most critical concerns of circuit layout are the ground connections. To reduce ground noise, a two-sided printed circuit board is recommended, the component side being reserved (as much as possible) for a single, low impedance ground plane. The other side should be used for all (possible) power and signal connections. Each of the ground connections of the AD9005A should be connected to the ground plane, and most of the area under the AD9005A should be part of this ground plane. The metal case of the AD9005A is connected to ground.


Operation of the AD9005A requires that Pin 4, the output of the internal track-and-hold, be connected to Pin 5, the input to the AD9005A's A/D converter circuitry. A suggested layout, showing this connection, is shown below.

A final suggestion regarding circuit layout concerns the use of sockets. Ideally, parts should be soldered into boards in final designs. If sockets must be used, individual pin sockets are recommended to avoid lead inductance and capacitive coupling between adjacent pins. Pin sockets are available from Amp, part #6-330808-0.


#### SUGGESTED LAYOUT



GND Plane Side (As Viewed from Top)



Solder Side (As Viewed from Top)




Component Mounting (As Viewed from Top)

### AD9005A

#### **EVALUATION CIRCUIT**

# T-51-10-12




#### ORDERING GUIDE

Model	Temperature Range	Package	Package Option*
AD9005AKM	0°C to +70°C	46-Pin DIP, Commercial Temperature	M-46
AD9005ALM	0°C to +70°C	46-Pin DIP, Commercial Temperature	M-46
AD9005ATM	-55°C to +125°C	46-Pin DIP, Military Temperature	M-46
AD9005A/PCB	0°C to +70°C	AD9005A Evaluation Board	M-46

<sup>\*</sup>M = Hermetic Metal Can DIP.

#### AD9005A DYNAMIC PERFORMANCE (AT +25°C)



#### **OUTLINE DIMENSIONS**

Dimensions shown in inches and (mm).

#### 46-Pin Metal Dual In-Line Can

