

Fast CMOS 16-Bit Latched Transceivers

Product Features:

Common Features:

- PI74FCT16543T and PI74FCT162543T have high current drive and four speed grades.
Standard speeds at 8.5 ns max.
"A" speeds at 6.5 ns max.
"C" speeds at 5.3 ns max.
"D" speeds at 4.4 ns max.
"E" speeds at 3.4 ns max.

- $V_{CC} = 5 \text{ V} \pm 10\%$
- Hysteresis on all inputs
- Packaged in 56-pin plastic TSSOP and SSOP


PI74FCT16543T Features:

- High output drive: $I_{OH} = -32 \text{ mA}$; $I_{OL} = 64 \text{ mA}$
- Power off disable outputs permit "live insertion"
- Typical VOLP (Output Ground Bounce) < 1.0 V at $V_{CC} = 5 \text{ V}$, $T_A = 25^\circ\text{C}$

PI74FCT162543T Features:

- Balanced output drivers: $\pm 24 \text{ mA}$
- Reduced system switching noise
- Typical VOLP (Output Ground Bounce) < 0.6 V at $V_{CC} = 5 \text{ V}$, $T_A = 25^\circ\text{C}$

Logic Block Diagram



Product Description:

Pioneer Semiconductor's PI74FCT series of logic circuits are produced in the Company's advanced 0.8 micron CMOS technology, achieving industry leading speed grades.

The PI74FCT16543T and PI74FCT162543T are 16-bit latched transceivers organized with two sets of eight D-type latches with separate input and output controls for each set. For data flow from A to B, for example, the A-to-B Enable ($x\overline{CEAB}$) input must be LOW in order to enter data from xAx or to take data from xBx , as indicated in the Truth Table. With $x\overline{CEAB}$ LOW, a LOW signal makes the A-to-B latches transparent; a subsequent LOW-to-HIGH transition of the $xLEAB$ signal puts the A latches in the storage mode and their outputs no longer change the A inputs. With $x\overline{CEAB}$ and $x\overline{OEAB}$ both LOW, the 3-state B output buffers are active and reflect the data present at the output of the A latches. Control of data from B to A is similar, but uses the $xCEBA$, $xLEBA$, and $xOEBA$ inputs.

The PI74FCT16543T output buffers are designed with a Power-Off disable allowing "live insertion" of boards when used as backplane drivers.

The PI74FCT162543T has $\pm 24 \text{ mA}$ balanced output drivers. It is designed with current limiting resistors at its outputs to control the output edge rate resulting in lower ground bounce and undershoot. This eliminates the need for external terminating resistors for most interface applications.

Both products are available in 56-pin 240 mil wide plastic TSSOP and 300 mil wide plastic SSOP packages.

Product Pin Description

Pin Name	Description
xOEAB	A-to-B Output Enable Input (Active LOW)
xOEBA	B-to-A Output Enable Input (Active LOW)
xCEAB	A-to-B Enable Input (Active LOW)
xCEBA	B-to-A Enable Input (Active LOW)
xLEAB	A-to-B Latch Enable Input (Active LOW)
xLEBA	B-to-A Latch Enable Input (Active LOW)
xAx	A-to-B Data Inputs or B-to-A 3-State Outputs
xBx	B-to-A Data Inputs or B-to-A 3-State Outputs
GND	Ground
VCC	Power

Truth Table⁽¹⁾

Inputs			Latch Status	Output Buffers
xCEAB	xLEAB	xOEAB	xAx to xBx	xBx
H	X	X	Storing	High Z
X	H	X	Storing	X
X	X	H	X	High Z
L	L	L	Transparent	Current A Inputs
L	H	L	Storing	Previous* A Inputs

NOTES:

1. *Before xLEAB LOW-to-HIGH Transition

H = High Voltage Level

L = Low Voltage Level


X = Don't Care or Irrelevant

Z = High Impedance

2. A-to-B data flow shown. B-to-A flow control is the same, except using xCEBA, xLEBA, and xOEBA.

4

Product Pin Configuration



Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature	-55°C to +125°C
Ambient Temperature with Power Applied	-40°C to +85°C
Supply Voltage to Ground Potential (Inputs & Vcc Only)	-0.5V to +7.0V
Supply Voltage to Ground Potential (Outputs & D/O Only)	-0.5V to Vcc
DC Input Voltage	-0.5V to +7.0V
DC Output Current	120 mA
Power Dissipation	1.0W

Note:

Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

DC Electrical Characteristics (Over the Operating Range, TA = -40°C to +85°C, VCC = 5.0V ± 10%)

Parameters	Description	Test Conditions ⁽¹⁾	Min.	Typ ⁽²⁾	Max.	Units
V _{IH}	Input HIGH Voltage	Guaranteed Logic HIGH Level	2.0			V
V _{IL}	Input LOW Voltage	Guaranteed Logic LOW Level			0.8	V
I _{IH}	Input HIGH Current	V _{CC} = Max. V _{IN} = V _{CC}			±5	µA
I _{IL}	Input LOW Current	V _{CC} = Max. V _{IN} = GND			±5	µA
I _{OZH}	High Impedance	V _{CC} = Max. V _{OUT} = 2.7 V			±10	µA
I _{OZL}	Output Current	V _{CC} = Max. V _{OUT} = 0.5 V			±10	µA
V _{IK}	Clamp Diode Voltage	V _{CC} = Min., I _{IN} = -18 mA		-0.7	-1.2	V
I _{OS}	Short Circuit Current	V _{CC} = Max. ⁽³⁾ , V _{OUT} = GND	-80	-140	-200	mA
I _O	Output Drive Current	V _{CC} = Max. ⁽³⁾ , V _{OUT} = 2.5 V	-50		-180	mA
V _H	Input Hysteresis			100		mV

PI74FCT16543T Output Drive Characteristics (Over the Operating Range)

Parameters	Description	Test Conditions ⁽¹⁾	Min.	Typ ⁽²⁾	Max.	Units	
V _{OH}	Output HIGH Voltage	V _{CC} = Min., V _{IN} = V _{IH} or V _{IL}	I _{OH} = -3.0 mA	2.5	3.5	V	
			I _{OH} = -15.0 mA	2.4	3.5		
			I _{OH} = -32.0 mA	2.0	3.0		
V _{OL}	Output LOW Voltage	V _{CC} = Min., V _{IN} = V _{IH} or V _{IL}	I _{OL} = 64 mA		0.2	0.55	V
I _{OFF}	Power Down Disable	V _{CC} = 0 V, V _{IN} or V _{OUT} ≤ 4.5 V	--	--	±100	µA	

PI74FCT162543T Output Drive Characteristics (Over the Operating Range)

Parameters	Description	Test Conditions ⁽¹⁾	Min.	Typ ⁽²⁾	Max.	Units	
V _{OH}	Output HIGH Voltage	V _{CC} = Min., V _{IN} = V _{IH} or V _{IL}	I _{OH} = -24.0 mA	2.4	3.3	V	
V _{OL}	Output LOW Voltage	V _{CC} = Min., V _{IN} = V _{IH} or V _{IL}	I _{OL} = 24 mA		0.3	0.55	V
I _{ODL}	Output LOW Current	V _{CC} = 5 V, V _{IN} = V _{IH} or V _{IL} , V _{OUT} = 1.5 V ⁽³⁾	60	115	150	mA	
I _{ODH}	Output HIGH Current	V _{CC} = 5 V, V _{IN} = V _{IH} or V _{IL} , V _{OUT} = 1.5 V ⁽³⁾	-60	-115	-150	mA	

Capacitance (TA = 25°C, f = 1 MHz)

Parameters ⁽⁴⁾	Description	Test Conditions	Typ	Max.	Units
C _{IN}	Input Capacitance	V _{IN} = 0 V	4.5	6	pF
C _{OUT}	Output Capacitance	V _{OUT} = 0 V	5.5	8	pF

Notes:

- For conditions show as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
- Typical values are at V_{CC} = 5.0, +25°C ambient and maximum loading.
- Not more than one output should be shorted at one time. Duration of the test should not exceed one second.
- This parameter is determined by device characterization but is not production tested.

Power Supply Characteristics

Parameters	Description	Test Conditions ⁽¹⁾	Min.	Typ ⁽²⁾	Max.	Units
I _{CC}	Quiescent Power Supply Current	V _{CC} = Max.	V _{IN} = GND or V _{CC}		2	500
ΔI _{CC}	Supply Current per Input @ TTL HIGH	V _{CC} = Max.	V _{IN} = 3.4 V ⁽³⁾		0.5	1.5
I _{CCD}	Supply Current per Input per MHz ⁽⁴⁾	V _{CC} = Max., Outputs Open xCEAB & xOEAB = GND xCEBA = V _{CC} One Bit Toggling 50% Duty Cycle	V _{IN} = V _{CC} V _{IN} = GND		60	100
I _C	Total Power Supply Current ⁽⁶⁾	V _{CC} = Max., Outputs Open f _i = 10 MHz 50% Duty Cycle xLEAB, xCEAB, and xOEAB = GND xCEBA = V _{CC} One Bit Toggling	V _{IN} = V _{CC} V _{IN} = GND		0.7	2.5 ⁽⁵⁾
			V _{IN} = 3.4 V V _{IN} = GND		0.9	3.3 ⁽⁵⁾
		V _{CC} = Max., Outputs Open f _i = 2.5 MHz 50% Duty Cycle xLEAB, xCEAB, and xOEAB = GND xCEBA = V _{CC} 16 Bits Toggling	V _{IN} = V _{CC} V _{IN} = GND		2.5	5.5 ⁽⁵⁾
			V _{IN} = 3.4 V V _{IN} = GND		6.5	17.5 ⁽⁵⁾

Notes:

1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device.
2. Typical values are at V_{CC} = 5.0 V, +25°C ambient.
3. Per TTL driven input (V_{IN} = 3.4 V); all other inputs at V_{CC} or GND.
4. This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.
5. Values for these conditions are examples of the I_{CC} formula. These limits are guaranteed but not tested.
6. I_C = I_{QUIESCENT} + I_{INPUTS} + I_{DYNAMIC}

$$I_C = I_{CC} + \Delta I_{CC} D_{HNT} + I_{CCD} (f_{CP}/2 + f_i N_i)$$

I_{CC} = Quiescent Current

ΔI_{CC} = Power Supply Current for a TTL High Input (V_{IN} = 3.4 V)

D_H = Duty Cycle for TTL Inputs High

N_T = Number of TTL Inputs at D_H

I_{CCD} = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)

f_{CP} = Clock Frequency for Register Devices (Zero for Non-Register Devices)

f_i = Input Frequency

N_i = Number of Inputs at f_i

All currents are in millamps and all frequencies are in megahertz.

PI74FCT16543T Switching Characteristics over Operating Range

Preliminary

Parameters	Description	Conditions ⁽¹⁾	'16543T		'16543AT		'16543CT		'16543DT		'16543ET		Unit	
			Com.		Com.		Com.		Com.		Com.			
			Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
tPLH	Propagation Delay Transparent Mode xAx to xBx or xBx to xAx	CL = 50 pF RL = 500Ω	2.5	8.5	2.5	6.5	2.5	5.3	2.5	4.4	1.5	3.4	ns	
tPHL	Propagation Delay xLEBA to xAx, xLEAB to xBx		2.5	12.5	2.5	8.0	2.5	7.0	2.5	5.0	1.5	3.7	ns	
tpZH	Output Enable Time xOEBA or xOEAB to xAx or xBx		2.0	12.0	2.0	9.0	2.0	8.0	2.0	5.4	1.5	4.8	ns	
tpZL	Output Disable Time xOEBA or xOEAB to xAx or xBx		2.0	9.0	2.0	7.5	2.0	6.5	2.0	4.3	1.5	4.0	ns	
tsu	Set-up Time HIGH or LOW xAx or xBx to xLEAB or xLEBA		3.0	--	2.0	--	2.0	--	1.5	--	1.0	--	ns	
th	Hold Time HIGH or LOW xAx or xBx to xLEAB or xLEBA		2.0	--	2.0	--	2.0	--	1.5	--	1.0	--	ns	
tw	xLEAB or xLEBA Pulse Width LOW		5.0	--	5.0	--	5.0	--	3.0	--	3.0 ⁽⁴⁾	--	ns	
tsk(o)	Output Skew ⁽³⁾		--	0.5	--	0.5	--	0.5	--	0.5	--	0.5	ns	

PI74FCT162543T Switching Characteristics over Operating Range

Preliminary

Parameters	Description	Conditions ⁽¹⁾	'162543T		'162543AT		'162543CT		'162543DT		'162543ET		Unit	
			Com.		Com.		Com.		Com.		Com.			
			Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
tPLH	Propagation Delay Transparent Mode xAx to xBx or xBx to xAx	CL = 50 pF RL = 500Ω	2.5	8.5	2.5	6.5	2.5	5.3	2.5	4.4	1.5	3.4	ns	
tPHL	Propagation Delay xLEBA to xAx, xLEAB to xBx		2.5	12.5	2.5	8.0	2.5	7.0	2.5	5.0	1.5	3.7	ns	
tpZH	Output Enable Time xOEBA or xOEAB to xAx or xBx		2.0	12.0	2.0	9.0	2.0	8.0	2.0	5.4	1.5	4.8	ns	
tpZL	Output Disable Time xOEBA or xOEAB to xAx or xBx		2.0	9.0	2.0	7.5	2.0	6.5	2.0	4.3	1.5	4.0	ns	
tsu	Set-up Time HIGH or LOW xAx or xBx to xLEAB or xLEBA		3.0	--	2.0	--	2.0	--	1.5	--	1.0	--	ns	
th	Hold Time HIGH or LOW xAx or xBx to xLEAB or xLEBA		2.0	--	2.0	--	2.0	--	1.5	--	1.0	--	ns	
tw	xLEAB or xLEBA Pulse Width LOW		5.0	--	5.0	--	5.0	--	3.0	--	3.0 ⁽⁴⁾	--	ns	
tsk(o)	Output Skew ⁽³⁾		--	0.5	--	0.5	--	0.5	--	0.5	--	0.5	ns	

Notes:

1. See test circuit and wave forms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.
3. Skew between any two outputs, of the same package, switching in the same direction. This parameter is guaranteed by design.
4. This limit is guaranteed but not tested.