



Fast, Complete 12-Bit A/D Converter

ANALOG DEVICES INC

65E D

AD ADC85

1.1 Scope.

This specification covers the detail requirements of a hybrid, high speed, 12-bit successive approximation analog-to-digital converter including internal clock, reference and comparator.

1.2 Part Number.

The complete part number per Table 1 of this specification is as follows:

Device	Part Number
-1	AD ADC85S-12/883B
-2	AD ADC85SZ-12/883B

1.2.3 Case Outline.

See Appendix 1 of General Specification ADI-H-1000: package outline: DH-32F.

1.3 Absolute Maximum Ratings. ($T_A = +25^\circ\text{C}$ unless otherwise noted)

Supply Voltage	$\pm 18\text{V}$
Logic Supply Voltage	$+7\text{V}$
Analog Inputs (Pins 24, 25)	$\pm 25\text{V}$
Digital Inputs	$+5.5\text{V}$
Junction Temperature	$+175^\circ\text{C}$
Storage Temperature Range	-65°C to $+150^\circ\text{C}$
Lead Temperature (Soldering 10sec)	$+300^\circ\text{C}$

1.5 Thermal Characteristics.

Thermal Resistance $\theta_{JC} = 8^\circ\text{C/W}$
 $\theta_{JA} = 38^\circ\text{C/W}$

Table 1.

Test	Symbol	Device	Design Limit @ +25°C	Sub Group 1	Sub Group 2, 3	Sub Group 4	Sub Group 7	Test Condition ¹	Units
Analog Input Voltage Ranges	V _{IN}	-1	±2.5, ±5, ±10 0 to 5 0 to 10						V
	V _{IN}	-2	±2.5, ±5 0 to 5					±V _{CC} = ±12V +V _{DD} = +5V	V
Input Impedance			3					10V Range	kΩ min
Buffer Amp Bias Current	I _B	-1, 2	100				100		± nA max
Buffer Amp Offset Error		-1, 2	10				10		± mV max
Buffer Amp Common-Mode Rejection		-1, 2	70				70		dB min
Buffer Amp Settling Time		-1, 2	2					T _A = 25°C To 0.01% for 10V Step	μs max
Reference Output Error	V _{REF}	-1, 2	15	15				6.3V Nominal	± mV max
Reference Voltage Drift	V _{REFD}	-1, 2	20		20			+5V Input Range	± ppm/°C max
Unipolar Gain Error ²	V _{GE}	-1, 2	0.25	0.25				0 to 10V Input Range	± % FSR max
Unipolar Offset Error ²	V _{OSE}	-1, 2	0.2	0.2				0 to 10V Input Range	± % FSR max
Unipolar Offset Drift	V _{OSD}	-1, 2	5		5			0 to 10V Input Range	± ppm/°C max
Bipolar Gain Error ²	V _{GE}	-1, 2	0.25	0.25				± 10V Input Range	± % FSR max
Bipolar Gain Drift	V _{FSE}	-1, 2	25		25			± 10V Input Range	± ppm/°C max
Bipolar Offset Error ²	V _{OSE}	-1, 2	0.25	0.25				± 10V Input Range	± % FSR max
Bipolar Offset Drift	V _{OSD}	-1, 2	10		10			± 5V Input Range	± ppm/°C max
Linearity Error	RA	-1, 2	1/2				1/2	Major Carries & Summations	± LSB max
Differential Linearity Error ³	DNL	-1, 2	1		1		1	Major Carries & Summations	± LSB max
+5V Power Supply Sensitivity	PSRR ₁	-1, 2	0.01				0.01	+V _{DD} = 4.75V to 5.25V	± % FSR/% max
±15V Power Supply Sensitivity	PSRR ₂	-1	0.04				0.04	±V _{CC} = ±14.55V to 15.45V	± % FSR/% max
±12V Power Supply Sensitivity	PSRR	-2	0.04				0.04	±V _{CC} = ±11.4V to ±12.6V	± % FSR/% max
Clock Adjust		-1, 2	0.1	1.0				To 10V	μs/V min
Conversion Speed ⁴	t _C	-1, 2	10 8.4			10 8.4		To 12 Bits To 10 Bits	μs max
Serial/Parallel Code Match Error	SP _{CM}	-1, 2	0				0		± Bits
Output High Drive	V _{OH}	-1, 2	2.4				2.4	(I _O -80μA	V min
Output Low Drive	V _{OL}	-1, 2	0.4				0.4	(I _O 3.2mA	V max
+5V (+V _{DD}) Supply Drain	+I _{DD}	-1, 2	140				140	All Bits On	+mA max
+15V (+V _{CC}) Supply Drain	+I _{CC}	-1, 2	25				25	All Bits On	+mA max
-15V (-V _{CC}) Supply Drain	-I _{CC}	-1, 2	35				35	All Bits On	-mA max
Total Power Dissipation	P _D	-1, 2	1.5				1.5	All Bits On	W max

ANALOG DEVICES INC

65E D


ANALOG DEVICES INC

Test	Symbol	Device	Design Limit @ +25°C	Sub Group 1	Sub Group 2, 3	Sub Group 4	Sub Group 7	Test Condition ¹	Units
Power Supply Range	$+V_{DD}$ $\pm V_{CC}$	-1	± 5 ± 10					For Rated Accuracy	%
	$+V_{DD}$ $\pm V_{CC}$	-2	± 5 ± 11.4 to ± 16.5					For Rated Accuracy	V

NOTES

¹ $V_{CC} = \pm 15V$, $V_{DD} = +5V$ unless otherwise noted.²Adjustable to zero.³ $V_{CC} = \pm 12$ for the -2 version. No missing codes guaranteed with internal clock.⁴With internal clock, Pin 17 tied to +5V.

3.2.1 Functional Block Diagram and Terminal Assignments.




3.2.4 Microcircuit Technology Group.

This microcircuit is covered by technology group (I).

4.2.1 Life Test/Burn-In Circuit.

Steady state life test is per MIL-STD-883 Method 1005. Burn-in is per MIL-STD-883 Method 1015 test condition (B).



6.1 Clock Rate Control, Offset Adjust and Gain Adjust Connections.




Figure 1. 12-Bit Clock Rate Control Optional Fine Adjust




Figure 2. 8-Bit Clock Rate Control Optional Fine Adjust




Figure 3. Offset Adjust Circuit




Figure 4. Low Tempco Zero Adjustment Circuit

ANALOG DEVICES INC




Figure 5. Gain Adjustment Circuit





Figure 6. Low Tempco Gain Adjustment Circuit

Table 2. Short Cycle Connections

Connect Short Cycle Pin 14 To Pin:	Connect Clock Rate Control Pin 17 To	Bits	Resolution (% FSR)	Maximum Conversion Time (μs)	Status Flag Reset
16	15	12	0.024	10	$t_{12} + 40\text{ns}$
2	16	10	0.100	6	$t_{10} + 40\text{ns}$
4	28	8	0.390	3.2	$t_8 + 40\text{ns}$



NOTES

1. THE CONVERT START PULSE WIDTH IS 100ns MIN AND MUST REMAIN LOW DURING A CONVERSION. THE CONVERSION IS INITIATED BY THE "TRAILING EDGE" OF THE CONVERT COMMAND.
2. 10μs FOR 12 BITS AND 6μs FOR 10 BITS (MAX).
3. MSB DECISION.
4. LSB DECISION 40ns PRIOR TO THE STATUS GOING LO.

• BIT DECISIONS.

Figure 7. Timing Diagram (Binary Code 011001110110)

Table 3. Input Voltages and Code Definition

INPUT VOLTAGE RANGE AND LSB VALUES						
Analog Input Voltage Range		$\pm 10V$	$\pm 5V$	$\pm 2.5V$	0V to +10V	0V to +5V
Code Designation		COB* or CTC**	COB* or CTC**	COB* or CTC**	CSB***	CSB***
One Least Significant Bit (LSB)	FSR 2^n	$\frac{20V}{2^n}$	$\frac{10V}{2^n}$	$\frac{5V}{2^n}$	$\frac{10V}{2^n}$	$\frac{5V}{2^n}$
	n = 8	78.13mV	39.06mV	19.53mV	39.06mV	19.53mV
	n = 10	19.53mV	9.77mV	4.88mV	9.77mV	4.88mV
	n = 12	4.88mV	2.44mV	1.22mV	2.44mV	1.22mV
Transition Values						
MSB LSB						
000 ... 000****	+Full Scale	+10V -3/2LSB	+5V -3/2LSB	+2.5V -3/2LSB	+10V -3/2LSB	+5V -3/2LSB
011 ... 111	Mid Scale	0	0	0	+5V	+2.5V
111 ... 110	-Full Scale	-10V +1/2LSB	-5V +1/2LSB	-2.5V +1/2LSB	0 + 1/2LSB	0 +1/2LSB

NOTES:

*COB = Complementary Offset Binary

**CTC = Complementary Two's complement—obtained by using the complement of the most significant bit (MSB). MSB is available to pin 13.

***CSB = Complementary Straight Binary.

****Voltages given are the nominal value for transition to the code specified.

ANALOG DEVICES INC

Table 4. AD ADC85 Input Scaling Connections

Input Signal Range	Output Code	Connect Pin 23 To Pin	Connect Pin 25 To	For Direct Input Connect Input Signal To	For Buffered Input Pin 30 Connect Pin 29 To Pin
$\pm 10V$	COB or CTC	22	Input Signal	25	25
$\pm 5V$	COB or CTC	22	Open	24	24
$\pm 2.5V$	COB or CTC	22	Pin 22	24	24
0V to +5V	CSB	26	Pin 22	24	24
0V to +10V	CSB	26	Open	24	24