

**Fast CMOS 3.3V 8-Bit Registered Transceiver**

**Product Features**

- Compatible with LCX™ and LVT™ families of products
- Supports 5V tolerant mixed signal mode operation
  - Input can be 3V or 5V
  - Output can be 3V or connected to 5V bus
- Advanced low power CMOS operation
- Excellent output drive capability:  
Balanced drives (24 mA sink and source)
- Low ground bounce outputs
- Hysteresis on all inputs
- Industrial operating temperature range: -40°C to +85°C
- Packages available:
  - 24-pin 173-mil wide plastic TSSOP (L)
  - 24-pin 150-mil wide plastic QSOP (Q)
  - 24-pin 150-mil wide plastic TQSOP (R)
  - 24-pin 300-mil wide plastic SOIC (S)


**Product Description**



Pericom Semiconductor's PI74LPT series of logic circuits are produced in the Company's advanced 0.6 micron CMOS technology, achieving industry leading speed grades.

The PI74LPT646 and PI74LPT652 are designed with a bus transceiver with 3-state D-type flip-flops and control circuitry arranged for multiplexed transmission of data directly from the data bus or from the internal storage registers. The PI74LPT652 utilizes GAB and  $\overline{GAB}$  signals to control the transceiver functions. The PI74LPT646 utilizes the enable control ( $\overline{G}$ ) and direction pins (DIR) to control the transceiver functions. SAB and SBA control pins are used to select either real-time or stored data transfer. The circuitry used for select control will eliminate the typical decoding glitch that occurs in a multiplexer during the transition between real-time and stored data. A low input level selects real-time data and a high selects stored data.

The PI74LPT646 and PI74LPT652 can be driven from either 3.3V or 5.0V devices allowing this device to be used as a translator in a mixed 3.3/5.0V system.

**Logic Block Diagram**



**PI74LPT646**  
**Product Pin Configuration**

**PI74LPT652**  
**Product Pin Configuration**

**Product Pin Description**

Pin Name	Description
A0-A7	Data Register A Inputs Data Register B Outputs
B0-B7	Data Register B Inputs Data Register A Outputs
CPAB, CPBA	Clock Pulse Inputs
SAB, SBA	Output Data Source Select Inputs
DIR, $\overline{G}$	Output Enable Inputs (LPT646)
GAB, $\overline{GBA}$	Output Enable Inputs (LPT652)
GND	Ground
VCC	Power

**PI74LPT646 Truth Table**

Function/Operation	Inputs						DATA I/O <sup>(2)</sup>	
	$\overline{G}$	DIR	CPAB	CPBA	SAB	SBA	A0-A7	B0-B7
Isolation	H	X	H or L	H or L	X	X	Input	Input
Store A and B Data	H	X	↑	↑	X	X		
Real Time B Data to A Bus	L	L	X	X	X	L	Output	Input
Stored B Data to A Bus	L	L	X	H or L	X	H		
Real Time A Data to B Bus	L	H	X	X	L	X	Input	Output
Stored A Data to B Bus	L	H	H or L	X	H	X		


**PI74LPT652 Truth Table**

Function/Operation	Inputs						DATA I/O <sup>(2)</sup>	
	GAB	$\overline{GBA}$	CPAB	CPBA	SAB	SBA	A0-A7	B0-B7
Isolation	L	H	H or L	H or L	X	X	Input	Input
Store A and B Data	L	H	↑	↑	X	X		
Store A, Hold B	X	H	↑	H or L	X	X	Input	Unspecified <sup>(1)</sup>
Store A in Both Registers	H	H	↑	↑	X <sup>(2)</sup>	X	Input	Output
Hold A, Store B	L	X	H or L	↑	X	X	Unspecified <sup>(1)</sup>	Input
Store B in Both Registers	L	L	↑	↑	X	X <sup>(2)</sup>	Output	Input
Real Time B Data to A Bus	L	L	X	X	X	L	Output	Input
Stored B Data to A Bus	L	L	X	H or L	X	H		
Real Time A Data to B Bus	H	H	X	X	L	X	Input	Output
Stored A Data to B Bus	H	H	H or L	X	H	X		
Stored A Data to B Bus and Stored B Data to A Bus	H	L	H or L	H or L	H	H	Output	Output

**Notes:**


- The data output functions may be enabled or disabled by various signals at the GAB or  $\overline{GBA}$  inputs. Data input functions are always enabled, i.e., data at the bus pins will be stored on every low-to-high transition on the clock inputs.
- Select control = L: clocks can occur simultaneously.  
Select control = H: clocks must be staggered in order to load both registers.  
H = High Voltage Level; L = Low Voltage Level; X = Don't Care; ↑ = LOW-to-HIGH transition

**REAL-TIME TRANSFER  
BUS B TO A**




<b>LPT646</b>	<b>DIR</b>	$\bar{\mathbf{G}}$	<b>CPAB</b>	<b>CPBA</b>	<b>SAB</b>	<b>SBA</b>
	L	L	X	X	X	L
<b>LPT652</b>	<b>GAB</b>	$\bar{\mathbf{GBA}}$	<b>CPAB</b>	<b>CPBA</b>	<b>SAB</b>	<b>SBA</b>
	L	L	X	X	X	L

**REAL-TIME TRANSFER  
BUS A TO B**




<b>LPT646</b>	<b>DIR</b>	$\bar{\mathbf{G}}$	<b>CPAB</b>	<b>CPBA</b>	<b>SAB</b>	<b>SBA</b>
	H	L	X	X	L	X
<b>LPT652</b>	<b>GAB</b>	$\bar{\mathbf{GBA}}$	<b>CPAB</b>	<b>CPBA</b>	<b>SAB</b>	<b>SBA</b>
	H	H	X	X	L	X

**STORAGE FROM  
A AND/OR B**



<b>LPT646</b>	<b>DIR</b>	$\bar{\mathbf{G}}$	<b>CPAB</b>	<b>CPBA</b>	<b>SAB</b>	<b>SBA</b>
	H	L	↑	X	X	X
	L	L	X	↑	X	X
	X	H	↑	↑	X	X
<b>LPT652</b>	<b>GAB</b>	$\bar{\mathbf{GBA}}$	<b>CPAB</b>	<b>CPBA</b>	<b>SAB</b>	<b>SBA</b>
	X	H	↑	X	X	X
	L	X	X	↑	X	X
	L	H	↑	↑	X	X

**TRANSFER STORES  
DATA TO A AND/OR B**



<b>LPT646<sup>(1)</sup></b>	<b>DIR</b>	$\bar{\mathbf{G}}$	<b>CPAB</b>	<b>CPBA</b>	<b>SAB</b>	<b>SBA</b>
	L	L	X	H or L	X	H
	H	L	H or L	X	H	X
<b>LPT652</b>	<b>GAB</b>	$\bar{\mathbf{GBA}}$	<b>CPAB</b>	<b>CPBA</b>	<b>SAB</b>	<b>SBA</b>
	H	L	H or L	H or L	H	H

1. Note: The LPT646 cannot transfer data to A bus and B bus simultaneously.

**Maximum Ratings**

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature .....	-65°C to +150°C
Ambient Temperature with Power Applied .....	-40°C to +85°C
Supply Voltage to Ground Potential (Inputs & Vcc Only) ....	-0.5V to +7.0V
Supply Voltage to Ground Potential (Outputs & D/O Only)	-0.5V to +7.0V
DC Input Voltage .....	-0.5V to +7.0V
DC Output Current .....	120 mA
Power Dissipation .....	1.0W

**Note:**

Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**DC Electrical Characteristics** (Over the Operating Range,  $T_A = -40^\circ\text{C}$  to  $+85^\circ\text{C}$ ,  $V_{CC} = 2.7\text{V}$  to  $3.6\text{V}$ )

Parameters	Description	Test Conditions <sup>(1)</sup>		Min.	Typ <sup>(2)</sup>	Max.	Units
V <sub>IH</sub>	Input HIGH Voltage (Input pins)	Guaranteed Logic HIGH Level		2.2	—	5.5	V
	Input HIGH Voltage (I/O pins)			2.0	—	5.5	V
V <sub>IL</sub>	Input LOW Voltage (Input and I/O pins)	Guaranteed Logic LOW Level		-0.5	—	0.8	V
I <sub>IH</sub>	Input HIGH Current (Input pins)	V <sub>CC</sub> = Max.	V <sub>IN</sub> = 5.5V	—	—	±1	μA
	Input HIGH Current (I/O pins)	V <sub>CC</sub> = Max.	V <sub>IN</sub> = V <sub>CC</sub>	—	—	±1	μA
I <sub>IL</sub>	Input LOW Current (Input pins)	V <sub>CC</sub> = Max.	V <sub>IN</sub> = GND	—	—	±1	μA
	Input LOW Current (I/O pins)	V <sub>CC</sub> = Max.	V <sub>IN</sub> = GND	—	—	±1	μA
I <sub>OZH</sub>	High Impedance Output Current (3-State Output pins)	V <sub>CC</sub> = Max.	V <sub>OUT</sub> = 5.5V	—	—	±1	μA
I <sub>OZL</sub>		V <sub>CC</sub> = Max.	V <sub>OUT</sub> = GND	—	—	±1	μA
V <sub>IK</sub>	Clamp Diode Voltage	V <sub>CC</sub> = Min., I <sub>IN</sub> = -18 mA		—	-0.7	-1.2	V
I <sub>ODH</sub>	Output HIGH Current	V <sub>CC</sub> = 3.3V, V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> , V <sub>O</sub> = 1.5V <sup>(3)</sup>		-36	-60	-110	mA
I <sub>ODL</sub>	Output LOW Current	V <sub>CC</sub> = 3.3V, V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> , V <sub>O</sub> = 1.5V <sup>(3)</sup>		50	90	200	mA
V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> = Min.	I <sub>OH</sub> = -0.1 mA	V <sub>CC</sub> -0.2	—	—	V
		V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OH</sub> = -3 mA	2.4	3.0	—	V
		V <sub>CC</sub> = 3.0V, V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OH</sub> = -8 mA I <sub>OH</sub> = -24 mA	2.4 <sup>(5)</sup> 2.0	3.0 —	— —	V
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = Min.	I <sub>OL</sub> = 0.1 mA	—	—	0.2	V
		V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OL</sub> = 16 mA	—	0.2	0.4	V
			I <sub>OL</sub> = 24 mA	—	0.3	0.5	V
I <sub>OS</sub>	Short Circuit Current <sup>(4)</sup>	V <sub>CC</sub> = Max. <sup>(3)</sup> , V <sub>OUT</sub> = GND		-60	-85	-240	mA
I <sub>OFF</sub>	Power Down Disable	V <sub>CC</sub> = 0V, V <sub>IN</sub> or V <sub>OUT</sub> ≤ 4.5V		—	—	±100	μA
V <sub>H</sub>	Input Hysteresis			—	150	—	mV

**Notes:**

- For Max. or Min. conditions, use appropriate value specified under Electrical Characteristics for the applicable device type.
- Typical values are at V<sub>CC</sub> = 3.3V, +25°C ambient and maximum loading.
- Not more than one output should be shorted at one time. Duration of the test should not exceed one second.
- This parameter is guaranteed but not tested.
- V<sub>OH</sub> = V<sub>CC</sub> - 0.6V at rated current.

**Capacitance** ( $T_A = 25^\circ\text{C}$ ,  $f = 1\text{ MHz}$ )

Parameters <sup>(1)</sup>	Description	Test Conditions	Typ.	Max.	Units
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> = 0V	4.5	6	pF
C <sub>OUT</sub>	Output Capacitance	V <sub>OUT</sub> = 0V	5.5	8	pF

**Note:**

- This parameter is determined by device characterization but is not production tested.

### Power Supply Characteristics

Parameters	Description	Test Conditions <sup>(1)</sup>		Min.	Typ <sup>(2)</sup>	Max.	Units
I <sub>CC</sub>	Quiescent Power Supply Current	V <sub>CC</sub> = Max.	V <sub>IN</sub> = GND or V <sub>CC</sub>		0.1	10	μA
ΔI <sub>CC</sub>	Quiescent Power Supply Current TTL Inputs HIGH	V <sub>CC</sub> = Max.	V <sub>IN</sub> = V <sub>CC</sub> - 0.6V <sup>(3)</sup>		2.0	30	μA
I <sub>CCD</sub>	Dynamic Power Supply <sup>(4)</sup>	V <sub>CC</sub> = Max., Outputs Open $\bar{G}$ = DIR = GND One Bit Toggling 50% Duty Cycle	V <sub>IN</sub> = V <sub>CC</sub> V <sub>IN</sub> = GND		50	75	μA/ MHz
I <sub>C</sub>	Total Power Supply Current <sup>(6)</sup>	V <sub>CC</sub> = Max., Outputs Open f <sub>i</sub> = 10 MHz 50% Duty Cycle $\bar{G}$ = DIR = GND One Bit Toggling	V <sub>IN</sub> = V <sub>CC</sub> - 0.6V V <sub>IN</sub> = GND		0.6	2.3	mA
		V <sub>CC</sub> = Max., Outputs Open f <sub>i</sub> = 2.5 MHz 50% Duty Cycle $\bar{G}$ = DIR = GND 8 Bits Toggling	V <sub>IN</sub> = V <sub>CC</sub> - 0.6V V <sub>IN</sub> = GND		2.1	4.7 <sup>(5)</sup>	

#### Notes:

- For Max. or Min. conditions, use appropriate value specified under Electrical Characteristics for the applicable device.
- Typical values are at V<sub>CC</sub> = 3.3V, +25°C ambient.
- Per TTL driven input; all other inputs at V<sub>CC</sub> or GND.
- This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.
- Values for these conditions are examples of the I<sub>CC</sub> formula. These limits are guaranteed but not tested.
- $I_C = I_{\text{QUIESCENT}} + I_{\text{INPUTS}} + I_{\text{DYNAMIC}}$   
 $I_C = I_{CC} + \Delta I_{CC} D_H N_T + I_{CCD} (f_{CP}/2 + f_i N_i)$   
 I<sub>CC</sub> = Quiescent Current (I<sub>CLL</sub>, I<sub>CCH</sub> and I<sub>CCZ</sub>)  
 ΔI<sub>CC</sub> = Power Supply Current for a TTL High Input  
 D<sub>H</sub> = Duty Cycle for TTL Inputs High  
 N<sub>T</sub> = Number of TTL Inputs at D<sub>H</sub>  
 I<sub>CCD</sub> = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)  
 f<sub>CP</sub> = Clock Frequency for Register Devices (Zero for Non-Register Devices)  
 N<sub>CP</sub> = Number of Clock Inputs at f<sub>CP</sub>  
 f<sub>i</sub> = Input Frequency  
 N<sub>i</sub> = Number of Inputs at f<sub>i</sub>  
 All currents are in milliamps and all frequencies are in megahertz.

**PI74LPT646 Switching Characteristics over Operating Range<sup>(1)</sup>**

Parameters	Description	Conditions <sup>(2)</sup>	LPT646		LPT646A		LPT646C		Units
			Com.		Com.		Com.		
			Min. <sup>(3)</sup>	Max.	Min. <sup>(3)</sup>	Max.	Min. <sup>(3)</sup>	Max.	
tPLH tPHL	Propagation Delay Bus to Bus	CL = 50pF RL = 500Ω	2.0	7.5	2.0	6.3	1.5	5.4	ns
tpZH tpZL	Output Enable Time $\bar{G}$ , DIR to Bus		2.0	14.0	2.0	9.8	1.5	7.8	ns
tpHZ tPLZ	Output Disable Time <sup>(3)</sup> $\bar{G}$ , DIR to Bus		2.0	9.0	2.0	6.3	1.5	6.3	ns
tPLH tPHL	Propagation Delay Clock to Bus		2.0	9.0	2.0	6.3	1.5	5.7	ns
tPLH tPHL	Propagation Delay SBA or SAB to Bus		2.0	9.5	2.0	7.7	1.5	6.2	ns
tsu	Setup Time HIGH or LOW, Bus to Clock		4.0	—	2.0	—	2.0	—	ns
th	Hold Time HIGH or LOW, Bus to Clock		2.0	—	1.5	—	1.5	—	ns
tw	Clock Pulse Width <sup>(3)</sup> HIGH or LOW		6.0	—	5.0	—	5.0	—	ns

**PI74LPT652 Switching Characteristics over Operating Range<sup>(1)</sup>**

Parameters	Description	Conditions <sup>(2)</sup>	LPT652		LPT652A		LPT652C		Units
			Com.		Com.		Com.		
			Min. <sup>(3)</sup>	Max.	Min. <sup>(3)</sup>	Max.	Min. <sup>(3)</sup>	Max.	
tPLH tPHL	Propagation Delay Bus to Bus	CL = 50pF RL = 500Ω	2.0	7.5	2.0	6.3	1.5	5.4	ns
tpZH tpZL	Output Enable Time GBA, GAB to Bus		2.0	14.0	2.0	9.8	1.5	7.8	ns
tpHZ tPLZ	Output Disable Time <sup>(3)</sup> GBA, GAB to Bus		2.0	9.0	2.0	6.3	1.5	6.3	ns
tPLH tPHL	Propagation Delay Clock to Bus		2.0	9.0	2.0	6.3	1.5	5.7	ns
tPLH tPHL	Propagation Delay SBA or SAB to Bus		2.0	9.5	2.0	7.7	1.5	6.2	ns
tsu	Setup Time HIGH or LOW, Bus to Clock		4.0	—	2.0	—	2.0	—	ns
th	Hold Time HIGH or LOW, Bus to Clock		2.0	—	1.5	—	1.5	—	ns
tw	Clock Pulse Width <sup>(3)</sup> HIGH or LOW		6.0	—	5.0	—	5.0	—	ns

**Notes:**

1. Propagation Delays and Enable/Disable times are with  $V_{CC} = 3.3V \pm 0.3V$ , normal range. For  $V_{CC} = 2.7V$ , extended range, all Propagation Delays and Enable/Disable times should be degraded by 20%.
2. See test circuit and waveforms.
3. Minimum limits are guaranteed but not tested on Propagation Delays.
4. This parameter is guaranteed but not production tested.
5. Skew between any two outputs, of the same package, switching in the same direction. This parameter is guaranteed by design.