


ADVANCED ANALOGA Division of **intech**T-51-10-90
T-51-10-12**ADC574A/ADC674A****HYBRID 12-BIT A/D
CONVERTER WITH μ P
INTERFACE****DESCRIPTION**

The ADC574A/674A is a 12-bit analog-to-digital converter that contains a +10V reference, clock, tri-state outputs plus a digital interface for μ P control. It is a complete, successive approximation device and has four selectable input ranges. The voltage comparator features a high PSRR, plus a high speed current-mode latch. Low noise signal transmission is achieved by utilizing current rather than voltage between the analog and digital ICs. The clock oscillator is current controlled and features 12 μ s (typ) conversion time for the ADC674A and 20 μ s (typ) for the ADC574A.

Power requirements are +5V and $\pm 12V$ to $\pm 15V$. Laser trimming assures that linearity, gain and offset accuracy meet or exceed specifications.

FEATURES

- Low cost 12-bit A/D converter
- Small 28-pin hermetic DIP package
- Contains +10V reference, clock, tri-state outputs, μ P interface
- Low noise
- Full 8 or 16-bit μ P interface
- 12 μ sec or 20 μ sec conversion time
- Military version available

BLOCK DIAGRAM

Nibble is a 4-bit digital word.

SPECIFICATIONS

Typical @ $+25^{\circ}\text{C}$ with $V_{CC} = +15\text{V}$ or $+12\text{V}$, $V_{LOGIC} = +5\text{V}$, $V_{EE} = -15\text{V}$ or -12V unless otherwise specified.
DC AND TRANSFER ACCURACY SPECIFICATIONS

T-51-10-90
T-51-10-12

MODEL	*574AJD *574AKD *574ALD *674AJD *674AKD *674ALD	*574ASD *574ATD *574AUD *674ASD *674ATD *674AUD	UNITS	
Temperature Range	0 to +70	-55 to +125	°C	
Resolution (max.)	12 12 12	12 12 12	bits	
Linearity Error 25°C (max.) T_{min} to T_{max} (max.)	± 1 ± 1	± 1 ± 1	LSB LSB	
Differential Linearity Error (Maximum resolution for which no missing codes is guaranteed) 25°C T_{min} to T_{max}	11 12 12 11 12 12	11 12 12 11 12 12	bits bits	
Unipolar Offset (max.) (Adjustable to zero) Bipolar Offset (max.) (adjustable to zero)	± 2 ± 10	± 2 ± 10	LSB LSB	
Full Scale Calibration Error 25°C (max.) with fixed 50Ω resistor from REF OUT to REF IN (Adjustable to zero) T_{min} to T_{max} (No adjustment at $+25^{\circ}\text{C}$) (With adjustment to zero at $+25^{\circ}\text{C}$)	0.3 0.3 0.3 0.5 0.4 0.35 0.22 0.12 0.05	0.3 0.3 0.3 0.8 0.6 0.4 0.5 0.25 0.12	% of FS % of FS % of FS	
Temperature Coefficients Guaranteed max. change, T_{min} to T_{max} (using internal reference)				
Unipolar Offset	± 2 (10)	± 1 (5)	± 1 (2.5)	LSB (ppm/ $^{\circ}\text{C}$)
Bipolar Offset	± 2 (10)	± 1 (5)	± 2 (10)	LSB (ppm/ $^{\circ}\text{C}$)
Full Scale Calibration	± 9 (45)	± 5 (25)	± 2 (50)	LSB (ppm/ $^{\circ}\text{C}$)
Power Supply Rejection Max. change in Full Scale Calibration $+13.5\text{V} < V_{CC} < +16.5\text{V}$ or $+11.4\text{V} < V_{CC} < +12.6\text{V}$ $+4.5\text{V} < V_{LOGIC} < +5.5\text{V}$ $-16.5\text{V} < V_{EE} < -13.5\text{V}$ or $-12.6\text{V} < V_{EE} < -11.4\text{V}$	± 2 $\pm 1/2$ ± 2	± 1 $\pm 1/2$ ± 1	± 2 $\pm 1/2$ ± 2	LSB LSB LSB
Analog Inputs Input Ranges Bipolar		-5 to +5 -10 to +10	-5 to +5 -10 to +10	volts volts
Unipolar		0 to +10 0 to +20	0 to +10 0 to +20	volts volts
Input Impedance 10V span 20V span		5k, $\pm 25\%$ 10k, $\pm 25\%$	5k, $\pm 25\%$ 10k, $\pm 25\%$	ohms ohms
Power Supplies Operating Voltage Range				
V_{LOGIC}		+4.5 to +5.5	+4.5 to +5.5	volts
V_{CC}		+11.4 to +16.5	+11.4 to +16.5	volts
V_{EE}		-11.4 to -16.5	-11.4 to -16.5	volts
Operating Current				
I_{LOGIC}		7 typ, 15 max	7 typ, 15 max	mA
I_{CC}		11 typ, 15 max	11 typ, 15 max	mA
I_{EE}		21 typ, 28 max	21 typ, 28 max	mA
Power Dissipation	515 typ, 720 max	515 typ, 720 max	mW	
Internal Reference Voltage Output Current, available for external loads (External load should not change during conversion.)	$+10.00 \pm 0.1$ max 2.0 max	$+10.00 \pm 0.1$ max 2.0 max	volts mA	

1. When supplying an external load and operating on $\pm 12\text{V}$ supplies, a buffer must be provided on the reference point.


* All part numbers have "ADC" preface.

Consult factory for devices with military screening.


INDEPENDENT OPERATION

T- 51-10-90

T- 51-10-12



DB-11DB0 High pulse for R/C outputs enabled while R/C high, otherwise HIGH-Z.




Low pulse for R/C outputs enabled after conversion.


Truth table for control inputs

The output data buffers remain in a high impedance state until four conditions are met: R/C high, STS low, CE high and CS low. At that time, data lines become active according to the state of inputs 12/8 and Ao. Refer to Timing Diagram.

TIMING DIAGRAM




Convert start timing




Read cycle timing

The Independent control interface requires one control line connected to R/C. CE and 12/8 are wired high, CS and Ao are wired low. Output data will have 12-bit words each. The R/C signal may have any duty cycle within and including the parameters shown in the diagram.




8-bit data bus interface

Byte 1



Byte 2



T-51-10-90
T-51-10-12

Symbol	Parameter	Min	Typ	Max	Units
t_{THR}	Low R/C pulse width	50			ns
t_{OS}	STS delay from R/C			200	ns
t_{HDR}	Data valid after R/C low	25			ns
t_{HS}	STS delay after data valid	100	300	600	ns
t_{HRH}	High R/C pulse width	150			ns
t_{DDR}	Data access time	150			ns

Timing Specifications (+25 °C)


SYMBOL PARAMETER	Min	Typ	Max	Units
Convert Mode				
t_{DSC}	STS delay from CE			
t_{HEC}	CE pulse width	50	30	ns
t_{TSC}	CS to CE setup	50	20	ns
t_{HSC}	CS low during CE high	50	20	ns
t_{SRC}	R/C to CE setup	50	0	ns
t_{HRC}	R/C low during CE high	50	20	ns
t_{SAC}	Ao to CE setup	0	0	ns
t_{HAC}	Ao valid during CE high	50	20	ns
t_c	ADC574A			
	Conversion time, 12-bit cycle	15	20	25
	8-bit cycle	10	13	μs
t_c	ADC674A			
	Conversion time, 12-bit cycle	9	12	15
	8-bit cycle	6	8	μs
Read Mode				
t_{DD}	Access time from CE			
t_{HD}	Data valid after CE low	25	75	150
t_{HL}	Output float delay ADC574A			
t_{HLL}	Output float delay ADC674A	100	125	ns
t_{TSR}	CS to CE setup	50	0	ns
t_{TSRR}	R/C to CE setup	0	0	ns
t_{TSAR}	Ao to CE setup	50	25	ns
t_{HSR}	CS valid after CE low	0	0	ns
t_{HRR}	R/C high after CE low	0	0	ns
t_{HAR}	Ao valid after CE high	50	25	ns
t_{HS}	STS delay after data valid	100	300	600

Note: Time is measured from 50% level of digital transitions.

PIN DESIGNATION

Pin 1	+5V supply, V _{logic}
Pin 2	Data mode select, 12/8
Pin 3	Chip select, CS
Pin 4	Byte address/short cycle, A ₀
Pin 5	Read/convert, R/C
Pin 6	Chip enable, CE
Pin 7	+15V supply, V _{cc}
Pin 8	+10V reference, REF OUT
Pin 9	Analog common, AC
Pin 10	Reference input, REF IN
Pin 11	-15V supply, V _{EE}
Pin 12	Bipolar offset, BIP OFF
Pin 13	10V span input, 10V IN
Pin 14	20V span input, 20V IN
Pin 28	Status, STS
Pin 27	DB11 MSB
Pin 26	DB10
Pin 25	DB9
Pin 24	DB8
Pin 23	DB7
Pin 22	DB6
Pin 21	DB5
Pin 20	DB4
Pin 19	DB3
Pin 18	DB2
Pin 17	DB1
Pin 16	DB0 LSB
Pin 15	Digital Common

MECHANICAL OUTLINE



PART NUMBER

MODEL	TEMP RANGE	LINEARITY ERROR MAX. (T _{min} to T _{max})	RESOLUTION (NO MISSING CODES, T _{min} to T _{max})	FULL SCALE TC (PPM / °C max)
ADC574/674AJD	0 to 75 °C	±1 LSB	11 bits	45.0
ADC574/674AKD	0 to 75 °C	±1/2 LSB	12 bits	25.0
ADC574/674ALD	0 to 75 °C	±1/2 LSB	12 bits	10.0
ADC574/674ASD	-55 to +125 °C	±1 LSB	11 bits	50.0
ADC574/674ASD/B	-55 to +125 °C	±1 LSB	11 bits	50.0
ADC574/674ATD	-55 to +125 °C	±1 LSB	12 bits	25.0
ADC574/674ATD/B	-55 to +125 °C	±1 LSB	12 bits	25.0
ADC574/674AUD	-55 to +125 °C	±1 LSB	12 bits	12.5
ADC574/674AUD/B	-55 to +125 °C	±1 LSB	12 bits	12.5

© Advanced Analog

The information in this data sheet has been carefully checked and is believed to be accurate, however, no responsibility is assumed for possible errors. The specifications are subject to change without notice.

4-8807

ADVANCED ANALOG

A Division of intech

2270 MARTIN AVENUE, SANTA CLARA, CALIFORNIA 95050-2781
TELEPHONE (408) 988-4930