

ADVANCED ANALOG

A Division of intech

T-51-10-90
T-51-10-12

ADC574A/ADC674A

HYBRID 12-BIT A/D
CONVERTER WITH μ P
INTERFACE

DESCRIPTION


The ADC574A/674A is a 12-bit analog-to-digital converter that contains a +10V reference, clock, tri-state outputs plus a digital interface for μ P control. It is a complete, successive approximation device and has four selectable input ranges. The voltage comparator features a high PSRR, plus a high speed current-mode latch. Low noise signal transmission is achieved by utilizing current rather than voltage between the analog and digital ICs. The clock oscillator is current controlled and features 12 μ s (typ) conversion time for the ADC674A and 20 μ s (typ) for the ADC574A.

Power requirements are +5V and $\pm$ 12V to $\pm$ 15V. Laser trimming assures that linearity, gain and offset accuracy meet or exceed specifications.

FEATURES

- Low cost 12-bit A/D converter
- Small 28-pin hermetic DIP package
- Contains +10V reference, clock, tri-state outputs, μ P interface
- Low noise
- Full 8 or 16-bit μ P interface
- 12 μ sec or 20 μ sec conversion time
- Military version available

BLOCK DIAGRAM



Nibble is a 4-bit digital word.

SPECIFICATIONS

Typical @ +25 °C with $V_{CC} = +15V$ or $+12V$, $V_{logic} = +5V$, $V_{EE} = -15V$ or $-12V$ unless otherwise specified.
DC AND TRANSFER ACCURACY SPECIFICATIONS

T-51-10-90
T-51-10-12

MODEL	*574AJD *674AJD	*574AKD *674AKD	*574ALD *674ALD	*574ASD *674ASD	*574ATD *674ATD	*574AUD *674AUD	UNITS
Temperature Range	0 to +70			-55 to +125			°C
Resolution (max.)	12	12	12	12	12	12	bits
Linearity Error 25 °C (max.) T_{min} to T_{max} (max.)	± 1 ± 1	$\pm 1/2$ $\pm 1/2$	$\pm 1/2$ $\pm 1/2$	± 1 ± 1	$\pm 1/2$ ± 1	$\pm 1/2$ ± 1	LSB LSB
Differential Linearity Error (Maximum resolution for which no missing codes is guaranteed) 25 °C T_{min} to T_{max}	11 11	12 12	12 12	11 11	12 12	12 12	bits bits
Unipolar Offset (max.) (Adjustable to zero) Bipolar Offset (max.) (adjustable to zero)	± 2 ± 10	± 2 ± 4	± 2 ± 4	± 2 ± 10	± 2 ± 4	± 2 ± 4	LSB LSB
Full Scale Calibration Error 25 °C (max.) with fixed 50 Ω resistor from REF OUT to REF IN (Adjustable to zero) T_{min} to T_{max} (No adjustment at +25 °C) (With adjustment to zero at +25 °C)	0.3 0.5 0.22	0.3 0.4 0.12	0.3 0.35 0.05	0.3 0.8 0.5	0.3 0.6 0.25	0.3 0.4 0.12	% of FS % of FS % of FS
Temperature Coefficients Guaranteed max. change, T_{min} to T_{max} (using internal reference) Unipolar Offset Bipolar Offset Full Scale Calibration	± 2 (10) ± 2 (10) ± 9 (45)	± 1 (5) ± 1 (5) ± 5 (25)	± 1 (5) ± 1 (5) ± 2 (10)	± 2 (5) ± 4 (10) ± 20 (50)	± 1 (2.5) ± 2 (5) ± 10 (25)	± 1 (2.5) ± 1 (2.5) ± 5 (12.5)	LSB (ppm/°C) LSB (ppm/°C) LSB (ppm/°C)
Power Supply Rejection Max. change in Full Scale Calibration +13.5V < V_{CC} < +16.5V or +11.4V < V_{CC} < +12.6V +4.5V < V_{logic} < +5.5V -16.5V < V_{EE} < -13.5V or -12.6V < V_{EE} < -11.4V	± 2 $\pm 1/2$ ± 2	± 1 $\pm 1/2$ ± 1	± 1 $\pm 1/2$ ± 1	± 2 $\pm 1/2$ ± 2	± 1 $\pm 1/2$ ± 1	± 1 $\pm 1/2$ ± 1	LSB LSB LSB
Analog Inputs Input Ranges Bipolar Unipolar Input Impedance 10V span 20V span	-5 to +5 -10 to +10 0 to +10 0 to +20 5k, $\pm 25\%$ 10k, $\pm 25\%$			-5 to +5 -10 to +10 0 to +10 0 to +20 5k, $\pm 25\%$ 10k, $\pm 25\%$			volts volts volts volts ohms ohms
Power Supplies Operating Voltage Range V_{logic} V_{CC} V_{EE} Operating Current I_{logic} I_{CC} I_{EE}	+4.5 to +5.5 +11.4 to +16.5 -11.4 to -16.5 7 typ, 15 max 11 typ, 15 max 21 typ, 28 max			+4.5 to +5.5 +11.4 to +16.5 -11.4 to -16.5 7 typ, 15 max 11 typ, 15 max 21 typ, 28 max			volts volts volts mA mA mA
Power Dissipation	515 typ, 720 max			515 typ, 720 max			mW
Internal Reference Voltage Output Current, available for external loads (External load should not change during conversion.)	+10.00 ± 0.1 max 2.0 max			+10.00 ± 0.1 max 2.0 max			volts mA

1. When supplying an external load and operating on $\pm 12V$ supplies, a buffer must be provided on the reference point.

* All part numbers have "ADC" preface.

Consult factory for devices with military screening.

INDEPENDENT OPERATION


T-51-10-90
T-51-10-12

CE	$\overline{CS}$	$R/\overline{C}$	12/8	A ₀	Operation
0	X	X	X	X	None
X	1	X	X	0	None
↑	0	0	X	0	Initiate 12 bit conversion
↑	0	0	X	1	Initiate 8 bit conversion
1	↓	0	X	0	Initiate 12 bit conversion
1	↓	0	X	1	Initiate 8 bit conversion
1	0	↓	X	0	Initiate 12 bit conversion
1	0	↓	X	1	Initiate 8 bit conversion
1	0	1	1	X	Enable 12 bit output
1	0	1	0	0	Enable 8 MSBs only
1	0	1	0	1	Enable 4 LSBs plus 4 trailing zeros


Truth table for control inputs

The output data buffers remain in a high impedance state until four conditions are met: $R/\overline{C}$ high, STS low, CE high and $\overline{CS}$ low. At that time, data lines become active according to the state of inputs 12/8 and A₀. Refer to Timing Diagram.


TIMING DIAGRAM




Convert start timing



Read cycle timing




High pulse for $R/\overline{C}$ outputs enabled while $R/\overline{C}$ high, otherwise HIGH-Z.




Low pulse for $R/\overline{C}$ outputs enabled after conversion.

The independent control interface requires one control line connected to $R/\overline{C}$. CE and 12/8 are wired high, $\overline{CS}$ and A₀ are wired low. Output data will have 12-bit words each. The $R/\overline{C}$ signal may have any duty cycle within and including the parameters shown in the diagram.




8-bit data bus interface

Byte 1



Byte 2



T-51-10-90
T-51-10-12

Symbol	Parameter	Min	Typ	Max	Units
t _{HRL}	Low R/ $\bar{C}$ pulse width	50			ns
t _{OS}	STS delay from R/ $\bar{C}$			200	ns
t _{HDR}	Data valid after R/ $\bar{C}$ low	25			ns
t _{HS}	STS delay after data valid	100	300	600	ns
t _{HRH}	High R/ $\bar{C}$ pulse width	150			ns
t _{DDR}	Data access time	150			ns

Timing Specifications (+25 °C)

SYMBOL	PARAMETER	Min	Typ	Max	Units
Convert Mode					
t _{DSC}	STS delay from CE		100	200	ns
t _{HEC}	CE pulse width	50	30		ns
t _{SSC}	$\bar{CS}$ to CE setup	50	20		ns
t _{HSC}	$\bar{CS}$ low during CE high	50	20		ns
t _{SRC}	R/ $\bar{C}$ to CE setup	50	0		ns
t _{HRC}	R/ $\bar{C}$ low during CE high	50	20		ns
t _{SAC}	A ₀ to CE setup	0	0		ns
t _{HAC}	A ₀ valid during CE high	50	20		ns
t _c	ADC574A Conversion time, 12-bit cycle	15	20	25	μ s
	8-bit cycle	10	13	17	μ s
t _c	ADC674A Conversion time, 12-bit cycle	9	12	15	μ s
	8-bit cycle	6	8	10	μ s
Read Mode					
t _{DD}	Access time from CE		75	150	ns
t _{HD}	Data valid after CE low	25	35		ns
t _{HL}	Output float delay ADC574A		100	125	ns
t _{HL}	Output float delay ADC674A		100	150	ns
t _{SSR}	$\bar{CS}$ to CE setup	50	0		ns
t _{SRR}	R/ $\bar{C}$ to CE setup	0	0		ns
t _{SAR}	A ₀ to CE setup	50	25		ns
t _{HSR}	$\bar{CS}$ valid after CE low	0	0		ns
t _{HRR}	R/ $\bar{C}$ high after CE low	0	0		ns
t _{HAR}	A ₀ valid after CE high	50	25		ns
t _{HS}	STS delay after data valid	100	300	600	ns

Note: Time is measured from 50% level of digital transitions.

PART NUMBER

MODEL	TEMP RANGE	LINEARITY ERROR MAX. (T _{min} to T _{max})	RESOLUTION (NO MISSING CODES, T _{min} to T _{max})	FULL SCALE TC (PPM / °C max)
ADC574/674AJD	0 to 75 °C	±1 LSB	11 bits	45.0
ADC574/674AKD	0 to 75 °C	±1/2 LSB	12 bits	25.0
ADC574/674ALD	0 to 75 °C	±1/2 LSB	12 bits	10.0
ADC574/674ASD	-55 to +125 °C	±1 LSB	11 bits	50.0
ADC574/674ASD/B	-55 to +125 °C	±1 LSB	11 bits	50.0
ADC574/674ATD	-55 to +125 °C	±1 LSB	12 bits	25.0
ADC574/674ATD/B	-55 to +125 °C	±1 LSB	12 bits	25.0
ADC574/674AUD	-55 to +125 °C	±1 LSB	12 bits	12.5
ADC574/674AUD/B	-55 to +125 °C	±1 LSB	12 bits	12.5

© Advanced Analog


The information in this data sheet has been carefully checked and is believed to be accurate, however, no responsibility is assumed for possible errors. The specifications are subject to change without notice.

4-8807

PIN DESIGNATION

Pin 1	+5V supply, V _{logic}	Pin 28	Status, STS
Pin 2	Data mode select, 12/8	Pin 27	DB11 MSB
Pin 3	Chip select, $\bar{CS}$	Pin 26	DB10
Pin 4	Byte address/short cycle, A ₀	Pin 25	DB9
Pin 5	Read/convert, R/ $\bar{C}$	Pin 24	DB8
Pin 6	Chip enable, CE	Pin 23	DB7
Pin 7	+15V supply, V _{CC}	Pin 22	DB6
Pin 8	+10V reference, REF OUT	Pin 21	DB5
Pin 9	Analog common, AC	Pin 20	DB4
Pin 10	Reference input, REF IN	Pin 19	DB3
Pin 11	-15V supply, V _{EE}	Pin 18	DB2
Pin 12	Bipolar offset, BIP OFF	Pin 17	DB1
Pin 13	10V span input, 10V IN	Pin 16	DB0 LSB
Pin 14	20V span input, 20V IN	Pin 15	Digital Common

MECHANICAL OUTLINE



ADVANCED ANALOG

A Division of intech

2270 MARTIN AVENUE, SANTA CLARA, CALIFORNIA 95050-2781
TELEPHONE (408) 988-4930