

#### **KEY FEATURES**

250 MHz, 4.0 ns Instruction Cycle Rate 6M Bits of Internal—On-Chip—SRAM Memory 19 × 19 mm (484-Ball) or 27 × 27 mm (625-Ball) PBGA Package

Dual Computation Blocks—Each Containing an ALU, a Multiplier, a Shifter, and a Register File

Dual Integer ALUs, Providing Data Addressing and Pointer Manipulation

Integrated I/O Includes 14 Channel DMA Controller, External Port, Four Link Ports, SDRAM Controller, Programmable Flag Pins, Two Timers, and Timer Expired Pin for System Integration

1149.1 IEEE Compliant JTAG Test Access Port for On-Chip Emulation

On-Chip Arbitration for Glueless Multiprocessing with up to Eight TigerSHARC® DSPs on a Common Bus

### **KEY BENEFITS**

Provides High Performance Static Superscalar DSP Operations, Optimized for Telecommunications Infrastructure and Other Large, Demanding Multiprocessor DSP Applications


Performs Exceptionally Well on DSP Algorithm and I/O Benchmarks (See Benchmarks in Table 1 and Table 2)

Supports Low Overhead DMA Transfers Between Internal Memory, External Memory, Memory-Mapped Peripherals, Link Ports, Host Processors, and Other (Multiprocessor) DSPs

Eases DSP Programming Through Extremely Flexible Instruction Set and High Level Language Friendly DSP Architecture

Enables Scalable Multiprocessing Systems with Low Communications Overhead

### FUNCTIONAL BLOCK DIAGRAM



TigerSHARC and the TigerSHARC logo are registered trademarks of Analog Devices, Inc.

REV. 0

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

IABLE OF CONTENTS	
GENERAL DESCRIPTION	. 2
Dual Compute Blocks	. 3
Data Alignment Buffer (DAB)	. 4
Dual Integer ALUs (IALUs)	. 4
Program Sequencer	
Interrupt Controller	
Flexible Instruction Set	
On-Chip SRAM Memory	
External Port	
(Off-Chip Memory/Peripherals Interface)	. 5
Host Interface	
Multiprocessor Interface	
SDRAM Controller	
EPROM Interface	
DMA Controller	
Link Ports	
Timer and General-Purpose I/O	
Reset and Booting	
Low Power Operation	
Clock Domains	
Power Supplies	
Filtering Reference Voltage and Clocks	
Development Tools	
Designing an Emulator-Compatible DSP	
Board (Target)	10
Additional Information	
Pin Function Descriptions	
Strap Pin Function Descriptions	
SPECIFICATIONS	
ABSOLUTE MAXIMUM RATINGS	
ESD SENSITIVITY	
Timing Specifications	
General AC Timing	
Link Ports Data Transfer	
and Token Switch Timing	25
Output Drive Currents	
Power Dissipation	
Test Conditions	
Output Disable Time	
Output Enable Time	
Capacitive Loading	30
Environmental Conditions	
Thermal Characteristics	
484-Ball PBGA Pin Configurations	
625-Ball PBGA Pin Configurations	
OUTLINE DIMENSIONS	
ORDERING GUIDE	40

## **GENERAL DESCRIPTION**

The ADSP-TS101S TigerSHARC DSP is an ultra high performance, static superscalar processor optimized for large signal processing tasks and communications infrastructure. The DSP combines very wide memory widths with dual computation blocks—supporting 32- and 40-bit floating-point and 8-, 16-, 32-, and 64-bit fixed-point processing—to set a new standard of performance for digital signal processors. The TigerSHARC DSP's static superscalar architecture lets the processor execute up to four instructions each cycle, performing twenty-four 16-bit fixed-point operations or six floating-point operations.

Three independent 128-bit wide internal data buses, each connecting to one of the three 2M bit memory banks, enable quad word data, instruction, and I/O accesses and provide 12G bytes per second of internal memory bandwidth. Operating at 250 MHz, the ADSP-TS101S DSP's core has a 4.0 ns instruction cycle time. Using its Single-Instruction, Multiple-Data (SIMD) features, the ADSP-TS101S can perform 2 billion 40-bit MACs or 500 million 80-bit MACs per second. Table 1 and Table 2 show the DSP's performance benchmarks.

Table 1. General-Purpose Algorithm Benchmarks at 250 MHz

Benchmark	Speed	Clock Cycles
32-bit Algorithm, 500 million MAC	Cs/s peak perfo	rmance
1024 Point Complex FFT (Radix 2)	39.34 μs	9,835
50-tap FIR on 1024 input	110 μs	27,500
Single FIR MAC	2.2 ns	0.55
16-bit Algorithm, 2 billion MACs/s	peak perform	ance
256 Point Complex FFT (Radix 2)	4.4 μs	1,100
50-tap FIR on 1024 input	28.8 μs	7,200
Single FIR MAC	0.56 ns	0.14
Single Complex FIR MAC	2.28 ns	0.57
I/O DMA Transfer Rate		
External port	800M bytes/s	n/a
Link ports (each)	250M bytes/s	n/a

Table 2. 3G Wireless Algorithm Benchmarks

Benchmark	Execution (MIPS) <sup>1</sup>
Turbo Decode 384 kbps Data Channel	51 MIPS
Viterbi Decode 12.2 kbps AMR <sup>2</sup> Voice Channel	0.86 MIPS
Complex Correlation 3.84 Mcps <sup>3</sup> with a Spreading Factor of 256	0.27 MIPS

<sup>&</sup>lt;sup>1</sup>The Execution Speed is in Instruction Cycles Per Second.

The ADSP-TS101S is code compatible with the other Tiger-SHARC processors.

-2- REV. 0

<sup>&</sup>lt;sup>2</sup>Adaptive Multi Rate (AMR)

<sup>&</sup>lt;sup>3</sup>Megachips per second (Mcps)

The Functional Block Diagram on Page 1 shows the ADSP-TS101S DSP's architectural blocks. These blocks include:

- Dual compute blocks, each consisting of an ALU, multiplier, 64-bit shifter, and 32-word register file and associated Data Alignment Buffers (DABs)
- Dual integer ALUs (IALUs), each with its own 31-word register file for data addressing
- A program sequencer with Instruction Alignment Buffer (IAB), Branch Target Buffer (BTB), and interrupt controller
- Three 128-bit internal data buses, each connecting to one of three 2M bit memory banks
- On-chip SRAM (6M bit)
- An external port that provides the interface to host processors, multiprocessing space (DSPs), off-chip memory mapped peripherals, and external SRAM and SDRAM
- A 14-channel DMA controller
- Four link ports
- Two 32-bit interval timers and timer expired pin
- A 1149.1 IEEE compliant JTAG test access port for on-chip emulation

Figure 1 shows a typical single processor system with external SDRAM. Figure 3 on Page 7 shows a typical multiprocessor system.




Figure 1. Single Processor System with External SDRAM

The TigerSHARC DSP uses a Static Superscalar™ architecture. This architecture is superscalar in that the ADSP-TS101S DSP's core can execute simultaneously from one to four 32-bit instructions encoded in a Very Large Instruction Word (VLIW) instruction line using the DSP's dual compute blocks. Because the DSP does not perform instruction reordering at runtime—the programmer selects which operations will execute in parallel prior to runtime—the order of instructions is static.

With few exceptions, an instruction line, whether it contains one, two, three, or four 32-bit instructions, executes with a throughput of one cycle in an eight-deep processor pipeline.

For optimal DSP program execution, programmers must follow the DSP's set of instruction parallelism rules when encoding an instruction line. In general, the selection of instructions that the DSP can execute in parallel each cycle depends on the instruction line resources each instruction requires and on the source and destination registers used in the instructions. The programmer has direct control of three core components—the IALUs, the compute blocks, and the program sequencer.

The ADSP-TS101S, in most cases, has a two-cycle arithmetic execution pipeline that is fully interlocked, so whenever a computation result is unavailable for another operation dependent on it, the DSP automatically inserts one or more stall cycles as needed. Efficient programming with dependency-free instructions can eliminate most computational and memory transfer data dependencies.

In addition, the ADSP-TS101S supports SIMD operations two ways—SIMD compute blocks and SIMD computations. The programmer can direct both compute blocks to operate on the same data (broadcast distribution) or on different data (merged distribution). In addition, each compute block can execute four 16-bit or eight 8-bit SIMD computations in parallel.

### **Dual Compute Blocks**

The ADSP-TS101S has compute blocks that can execute computations either independently or together as a SIMD engine. The DSP can issue up to two compute instructions per compute block each cycle, instructing the ALU, multiplier, or shifter to perform independent, simultaneous operations.

The compute blocks are referred to as X and Y in assembly syntax, and each block contains three computational units—an ALU, a multiplier, a 64-bit shifter—and a 32-word register file.

- Register File—Each compute block has a multiported 32-word, fully orthogonal register file used for transferring data between the computation units and data buses and for storing intermediate results. Instructions can access the registers in the register file individually (word aligned), or in sets of two (dual aligned) or four (quad aligned).
- ALU—The ALU performs a standard set of arithmetic operations in both fixed- and floating-point formats. It also performs logic operations.
- Multiplier—The multiplier performs both fixed- and floating-point multiplication and fixed-point multiply and accumulate.

Static Superscalar is a trademark of Analog Devices, Inc.

- Shifter—The 64-bit shifter performs logical and arithmetic shifts, bit and bit stream manipulation, and field deposit and extraction operations.
- Accelerator—128-bit unit for Trellis Decoding (for example, Viterbi and Turbo decoders) and complex correlations for communication applications.

Using these features, the compute blocks can:

- Provide 8 MACs per cycle peak and 7.1 MACs per cycle sustained 16-bit performance and provide 2 MACs per cycle peak and 1.8 MACs per cycle sustained 32-bit performance (based on FIR)
- Execute six single precision floating-point or execute twenty-four 16-bit fixed-point operations per cycle, providing 1500 MFLOPS or 6.0 GOPS performance
- Perform two complex 16-bit MACs per cycle
- Execute eight Trellis butterflies in one cycle

### Data Alignment Buffer (DAB)

The DAB is a two quad word FIFO that enables loading of quad word data from non-aligned addresses. Normally, load instructions must be aligned to their data size so that quad words are loaded from a quad aligned address. Using the DAB significantly improves the efficiency of some applications, such as FIR filters.

### **Dual Integer ALUs (IALUs)**

The ADSP-TS101S has two IALUs that provide powerful address generation capabilities and perform many general-purpose integer operations. Each of the IALUs:

- Provides memory addresses for data and update pointers
- Supports circular buffering and bit-reverse addressing
- Performs general-purpose integer operations, increasing programming flexibility
- Includes a 31-word register file for each IALU

As address generators, the IALUs perform immediate or indirect (pre- and post-modify) addressing. They perform modulus and bit-reverse operations with no constraints placed on memory addresses for the modulus data buffer placement. Each IALU can specify either a single, dual, or quad word access from memory.

The IALUs have hardware support for circular buffers, bit reverse, and zero-overhead looping. Circular buffers facilitate efficient programming of delay lines and other data structures required in digital signal processing, and they are commonly used in digital filters and Fourier transforms. Each IALU provides registers for four circular buffers, so applications can set up a total of eight circular buffers. The IALUs handle address pointer wraparound automatically, reducing overhead, increasing performance, and simplifying implementation. Circular buffers can start and end at any memory location.

Because the IALU's computational pipeline is one cycle deep, in most cases integer results are available in the next cycle. Hardware (register dependency check) causes a stall if a result is unavailable in a given cycle.

### **Program Sequencer**

The ADSP-TS101S DSP's program sequencer supports:

- A fully interruptible programming model with flexible programming in assembly and C/C++ languages; handles hardware interrupts with high throughput and no aborted instruction cycles.
- An eight-cycle instruction pipeline—three-cycle fetch pipe and five-cycle execution pipe—with computation results available two cycles after operands are available.
- The supply of instruction fetch memory addresses; the sequencer's Instruction Alignment Buffer (IAB) caches up to five fetched instruction lines waiting to execute; the program sequencer extracts an instruction line from the IAB and distributes it to the appropriate core component for execution.
- The management of program structures and determination of program flow according to JUMP, CALL, RTI, RTS instructions, loop structures, conditions, interrupts, and software exceptions.
- Branch prediction and a 128-entry branch target buffer (BTB) to reduce branch delays for efficient execution of conditional and unconditional branch instructions and zero-overhead looping; correctly predicted branches that are taken occur with zero-to-two overhead cycles, overcoming the three-to-six stage branch penalty.
- Compact code without the requirement to align code in memory; the IAB handles alignment.

## Interrupt Controller

The DSP supports nested and non-nested interrupts. Each interrupt type has a register in the interrupt vector table. Also, each has a bit in both the interrupt latch register and the interrupt mask register. All interrupts are fixed as either level sensitive or edge sensitive, except the  $\overline{IRQ3-0}$  hardware interrupts, which are programmable.

The DSP distinguishes between hardware interrupts and software exceptions, handling them differently. When a software exception occurs, the DSP aborts all other instructions in the instruction pipe. When a hardware interrupt occurs, the DSP continues to execute instructions already in the instruction pipe.

### Flexible Instruction Set

The 128-bit instruction line, which can contain up to four 32-bit instructions, accommodates a variety of parallel operations for concise programming. For example, one instruction line can direct the DSP to conditionally execute a multiply, an add, and a subtract in both computation blocks while it also branches to another location in the program. Some key features of the instruction set include:

- Enhanced instructions for communications infrastructure to govern Trellis Decoding (for example, Viterbi and Turbo decoders) and Despreading via complex correlations
- Algebraic assembly language syntax
- Direct support for all DSP, imaging, and video arithmetic types, eliminating hardware modes

-4- REV. 0

- Branch prediction encoded in instruction, enables zerooverhead loops
- Parallelism encoded in instruction line
- Conditional execution optional for all instructions
- User-defined partitioning between program and data memory

## **On-Chip SRAM Memory**

The ADSP-TS101S has 6M bits of on-chip SRAM memory, divided into three blocks of 2M bits (64K words × 32 bits). Each block—M0, M1, and M2—can store program, data, or both, so applications can configure memory to suit specific needs. Placing program instructions and data in different memory blocks, however, enables the DSP to access data while performing an instruction fetch.

The DSP's internal and external memory (Figure 2) is organized into a unified memory map, which defines the location (address) of all elements in the system.

The memory map is divided into four memory areas—host space, external memory, multiprocessor space, and internal memory—and each memory space, except host memory, is subdivided into smaller memory spaces.

Each internal memory block connects to one of the 128-bit wide internal buses—block M0 to bus MD0, block M1 to bus MD1, and block M2 to bus MD2—enabling the DSP to perform three memory transfers in the same cycle. The DSP's internal bus architecture provides a total memory bandwidth of 12G bytes per second, enabling the core and I/O to access eight 32-bit data words (256 bits) and four 32-bit instructions each cycle. The DSP's flexible memory structure enables:

- DSP core and I/O access of different memory blocks in the same cycle
- DSP core access of all three memory blocks in parallel one instruction and two data accesses
- Programmable partitioning of program and data memory
- Program access of all memory as 32-, 64-, or 128-bit words—16-bit words with the DAB
- Complete context switch in less than 20 cycles (80 ns)

External Port (Off-Chip Memory/Peripherals Interface) The ADSP-TS101S DSP's external port provides the processor's interface to off-chip memory and peripherals. The 4G word

address space is included in the DSP's unified address space. The separate on-chip buses—three 128-bit data buses and three 32-bit address buses—are multiplexed at the external port to create an external system bus with a single 64-bit data bus and a single 32-bit address bus. The external port supports data transfer rates of 800M bytes per second over external bus.

The external bus can be configured for 32- or 64-bit operation. When the system bus is configured for 64-bit operation, the lower 32 bits of the external data bus connect to even addresses, and the upper 32 bits connect to odd addresses.

The external port supports pipelined, slow, and SDRAM protocols. Addressing of external memory devices and memory mapped peripherals is facilitated by on-chip decoding of high order address lines to generate memory bank select signals.

The ADSP-TS101S provides programmable memory, pipeline depth, and idle cycle for synchronous accesses, and external acknowledge controls to support interfacing to pipelined or slow devices, host processors, and other memory-mapped peripherals with variable access, hold, and disable time requirements.

### Host Interface

The ADSP-TS101S provides an easy and configurable interface between its external bus and host processors through the external port. To accommodate a variety of host processors, the host interface supports pipelined or slow protocols for accesses of the host as slave. Each protocol has programmable transmission parameters, such as idle cycles, pipe depth, and internal wait cycles.

The host interface supports burst transactions initiated by a host processor. After the host issues the starting address of the burst and asserts the  $\overline{BRST}$  signal, the DSP increments the address internally while the host continues to assert  $\overline{BRST}$ .

The host interface provides a deadlock recovery mechanism that enables a host to recover from deadlock situations involving the DSP. The  $\overline{BOFF}$  signal provides the deadlock recovery mechanism. When the host asserts  $\overline{BOFF}$ , the DSP backs off the current transaction and asserts  $\overline{HBG}$  and relinquishes the external bus.

The host can directly read or write the internal memory of the ADSP-TS101S, and it can access most of the DSP registers, including DMA control (TCB) registers. Vector interrupts support efficient execution of host commands.

### Multiprocessor Interface

The ADSP-TS101S offers powerful features tailored to multiprocessing DSP systems through the external port and link ports. This multiprocessing capability provides highest bandwidth for interprocessor communication, including:

- Up to eight DSPs on a common bus
- On-chip arbitration for glueless multiprocessing
- Link ports for point-to-point communication

The external port and link ports provide integrated, glueless multiprocessing support.

The external port supports a unified address space (see Figure 2) that enables direct interprocessor accesses of each ADSP-TS101S DSP's internal memory and registers. The DSP's on-chip distributed bus arbitration logic provides simple, glueless connection for systems containing up to eight ADSP-TS101S DSPs and a host processor. Bus arbitration has a rotating priority. Bus lock supports indivisible read-modify-write sequences for semaphores. A bus fairness feature prevents one DSP from holding the external bus too long.

The DSP's four link ports provide a second path for interprocessor communications with throughput of 1G bytes per second. The cluster bus provides 800M bytes per second throughput—with a total of 1.8G bytes per second interprocessor bandwidth.

REV. 0 –5–




Figure 2. Memory Map

## SDRAM Controller

The SDRAM controller controls the ADSP-TS101S DSP's transfers of data to and from synchronous DRAM (SDRAM). The throughput is 32 or 64 bits per SCLK cycle using the external port and SDRAM control pins.

The SDRAM interface provides a glueless interface with standard SDRAMs—16M bit, 64M bit, 128M bit, and 256M bit. The DSP directly supports a maximum of 64M words × 32 bit of SDRAM. The SDRAM interface is mapped in external memory in the DSP's unified memory map.

## EPROM Interface

The ADSP-TS101S can be configured to boot from external 8-bit EPROM at reset through the external port. An automatic process (which follows reset) loads a program from the EPROM into internal memory. This process uses 16 wait cycles for each

read access. During booting, the  $\overline{BMS}$  pin functions as the EPROM chip select signal. The EPROM boot procedure uses DMA channel 0, which packs the bytes into 32-bit instructions. Applications can also access the EPROM (write flash memories) during normal operation through DMA.

The EPROM or Flash Memory interface is not mapped in the DSP's unified memory map. It is a byte address space limited to a maximum of 16M bytes (24 address bits). The EPROM or Flash Memory interface can be used after boot via a DMA.

### **DMA Controller**

The ADSP-TS101S DSP's on-chip DMA controller, with 14 DMA channels, provides zero-overhead data transfers without processor intervention. The DMA controller operates independently and invisibly to the DSP's core, enabling DMA operations

–6– REV. 0




Figure 3. Shared Memory Multiprocessing System

to occur while the DSP's core continues to execute program instructions. The DMA controller performs DMA transfers between:

- Internal memory and external memory and memorymapped peripherals
- Internal memory of other DSPs on a common bus, a host processor, or link port I/O
- External memory and external peripherals or link port I/O
- External bus master and internal memory or link port I/O

The DMA controller provides a number of additional features.

The DMA controller supports Flyby transfers. Flyby operations only occur through the external port (DMA channel 0) and do not involve the DSP's core. The DMA controller acts as a conduit to transfer data from one external device to another through external memory. During a transaction, the DSP:

- Relinquishes the external data bus
- Outputs addresses, memory selects ( $\overline{MS1-0}$ ,  $\overline{MSSD}$ ,  $\overline{RAS}$ ,  $\overline{CAS}$ , and  $\overline{SDWE}$ ) and the  $\overline{FLYBY}$ ,  $\overline{IOEN}$ , and  $\overline{RD/WR}$  strobes
- Responds to ACK

DMA chaining is also supported by the DMA controller. DMA chaining operations enable applications to automatically link one DMA transfer sequence to another for continuous transmission. The sequences can occur over different DMA channels and have different transmission attributes.

REV. 0 -7-

The DMA controller also supports two-dimensional transfers. The DMA controller can access and transfer two-dimensional memory arrays on any DMA transmit or receive channel. These transfers are implemented with index, count, and modify registers for both the X and Y dimensions.

The DMA controller performs the following DMA operations:

- External port block transfers. Four dedicated bidirectional DMA channels transfer blocks of data between the DSP's internal memory and any external memory or memory-mapped peripheral on the external bus. These transfers support master mode and handshake mode protocols.
- Link port transfers. Eight dedicated DMA channels (four transmit and four receive) transfer quad word data only between link ports and between a link port and internal or external memory. These transfers only use handshake mode protocol. DMA priority rotates between the four receive channels.
- AutoDMA transfers. Two dedicated unidirectional DMA channels transfer data received from an external bus master to internal memory or to link port I/O. These transfers only use slave mode protocol, and an external bus master must initiate the transfer.

#### **Link Ports**

The DSP's four link ports provide additional 8-bit bidirectional I/O capability. With the ability to operate at a double data rate—latching data on both the rising and falling edges of the clock—running at 125 MHz, each link port can support up to 250M bytes per second, for a combined maximum throughput of 1G bytes per second.

The link ports provide an optional communications channel that is useful in multiprocessor systems for implementing point to point interprocessor communications. Applications can also use the link ports for booting.

Each link port has its own double-buffered input and output registers. The DSP's core can write directly to a link port's transmit register and read from a receive register, or the DMA controller can perform DMA transfers through eight (four transmit and four receive) dedicated link port DMA channels.

Each link port has three signals that control its operation. LxCLKOUT and LxCLKIN implement clock/acknowledge handshaking. LxDIR indicates the direction of transfer and is used only when buffering the LxDAT signals. An example application would be using differential low-swing buffers for long twisted-pair wires. LxDAT provides the 8-bit data bus input/output.

Applications can program separate error detection mechanisms for transmit and receive operations (applications can use the checksum mechanism to implement consecutive link port transfers), the size of data packets, and the speed at which bytes are transmitted.

Under certain conditions, the link port receiver can initiate a token switch to reverse the direction of transfer; the transmitter becomes the receiver and vice versa.


### Timer and General-Purpose I/O

The ADSP-TS101S has a timer pin (TMR0E) that generates output when a programmed timer counter has expired. Also, the DSP has four programmable general-purpose I/O pins (FLAG3–0) that can function as either single bit input or output. As outputs, these pins can signal peripheral devices; as inputs, they can provide the test for conditional branching.

### **Reset and Booting**

The ADSP-TS101S has three levels of reset:

- Power-up reset—After power-up of the system, and strap options are stable, the RESET pin must be asserted (low) for a minimum of 2 ms followed by a deasserted (high) pulse of a minimum of 50 SCLK cycles and asserted (low) for a minimum of 100 SCLK cycles. TRST must also be asserted (low) during power-up to ensure proper operation of the device. See Figure 4.
- Normal reset—For any resets following the power-up reset sequence, the RESET pin must be asserted for at least 100 SCLK cycles.
- Core reset—When setting the SQRST bit in SQCTL, the core is reset, but not the external port or I/O.



NOTES:

 $t_{START\_LO} = 2\text{ms Minimum after power supplies are stable} \\ t_{PULSE1\_HI} = 50 \times t_{SCLK} \text{ Minimum to } 100 \times t_{SCLK} \text{ Maximum} \\ t_{PULSE2\_LO} = 100 \times t_{SCLK} \text{ Minimum}$ 

Figure 4. Power-up Reset Waveform

After reset, the ADSP-TS101S has four boot options for beginning operation:

- Boot from EPROM. The DSP defaults to EPROM booting when the BMS pin strap option is set low. See Strap Pin Function Descriptions on Page 19.
- Boot by an external master (host or another ADSP-TS101S). Any master on the cluster bus can boot the ADSP-TS101S through writes to its internal memory or through auto DMA.
- Boot by link port. All four receive link DMA channels are initialized after reset to transfer a 256-word block to internal memory address 0 to 255, and to issue an interrupt at the end of the block (similar to EP DMA). The corresponding DMA interrupts are set to address zero (0).
- No boot—Start running from an external memory. Using the 'no boot' option, the ADSP-TS101S must start running from an external memory, caused by asserting one of the IRQ3-0 interrupt signals.

-8- REV. 0

The ADSP-TS101S core always exits from reset in the idle state and waits for an interrupt. Some of the interrupts in the interrupt vector table are initialized and enabled after reset.

### **Low Power Operation**

The ADSP-TS101S can enter a low power sleep mode in which its core does not execute instructions, reducing power consumption to a minimum. The ADSP-TS101S exits sleep mode when it senses a falling edge on any of its  $\overline{IRQ3-0}$  interrupt inputs. The interrupt, if enabled, causes the ADSP-TS101S to execute the corresponding interrupt service routine. This feature is useful for systems that require a low power standby mode.

#### **Clock Domains**

The ADSP-TS101S has two clock inputs that drive its two major clock domains:

- SCLK (system clock). Provides clock input for the external bus interface and defines the ac specification reference for the external bus signals. The external bus interface runs at 1× the SCLK frequency. A DLL locks internal SCLK to SCLK input. The maximum SCLK frequency is the minimum of either 100 MHz or CCLK/2, where CCLK is the internal DSP clock frequency. SCLK must be connected to the same clock source as LCLK.
- LCLK (local clock). Provides clock input to the internal clock driver, CCLK, which is the internal clock for the core, internal buses, memory, and link ports. The instruction execution rate is equal to CCLK. A PLL from LCLK generates CCLK which is phase-locked. The LCLKRAT pins define the clock multiplication of LCLK to CCLK (see Table 4 on Page 12). The link port clock is generated from CCLK via a software programmable divisor.

RESET must be asserted until LCLK is stable and within specification for at least 2 ms. This applies to power-up as well as any dynamic modification of LCLK after powerup. Dynamic modification may include LCLK going out of specification as long as  $\overline{RESET}$  is asserted.

Connecting SCLK and LCLK to the same clock source is a requirement for the device. Using an integer clock multiplication value provides predictable cycle-by-cycle operation, a requirement of fault-tolerant systems and some multiprocessing systems.

## **Power Supplies**


The ADSP-TS101S has separate power supply connections for internal logic (V<sub>DD</sub>), analog circuits (V<sub>DD A</sub>), and I/O buffer  $(V_{DD\_IO})$  power supply. The internal  $(V_{DD})$  and analog  $(V_{DD\_A})$ supplies must meet the 1.2 V requirement. The I/O buffer (V<sub>DD IO</sub>) supply must meet the 3.3 V requirement.

The analog supply  $(V_{DD\;A})$  powers the clock generator PLLs. To produce a stable clock, systems must provide a clean power supply to power input  $V_{DD\_A}$ . Designs must pay critical attention to bypassing the  $V_{\rm DD\ A}$  supply.

The ideal power-on sequence for the DSP is to provide powerup of all supplies simultaneously. If there is going to be some delay between power-up of the supplies, provide  $V_{DD}$  (and  $V_{DD A}$ ) first, then  $V_{\rm DD\ IO}$ .

## Filtering Reference Voltage and Clocks

Figure 5 shows a possible circuit for filtering V<sub>REF</sub>, SCLK\_N, and LCLK\_N. This circuit provides the reference voltage for the switching voltage, system clock, and local clock references.



R1: 2kΩ SERIES RESISTOR

R2: 1.67k $\Omega$  SERIES RESISTOR

C1: 1 µF CAPACITOR (SMD)
C2: 1nF CAPACITOR (HF SMD) PLACED CLOSE TO DSP'S PINS

Figure 5. V<sub>REF</sub>, SCLK\_N, and LCLK\_N Filter

### **Development Tools**

The ADSP-TS101S is supported with a complete set of CROSSCORE™ software and hardware development tools, including Analog Devices emulators and VisualDSP++TM development environment. The same emulator hardware that supports other TigerSHARC DSPs also fully emulates the ADSP-TS101S.

The VisualDSP++ project management environment lets programmers develop and debug an application. This environment includes an easy to use assembler (which is based on an algebraic syntax), an archiver (librarian/library builder), a linker, a loader, a cycle-accurate instruction-level simulator, a C/C++ compiler, and a C/C++ runtime library that includes DSP and mathematical functions. A key point for these tools is C/C++ code efficiency. The compiler has been developed for efficient translation of C/C++ code to DSP assembly. The DSP has architectural features that improve the efficiency of compiled C/C++ code.

The VisualDSP++ debugger has a number of important features. Data visualization is enhanced by a plotting package that offers a significant level of flexibility. This graphical representation of user data enables the programmer to quickly determine the performance of an algorithm. As algorithms grow in complexity, this capability can have increasing significance on the designer's development schedule, increasing productivity. Statistical profiling enables the programmer to nonintrusively poll the processor as it is running the program. This feature, unique to VisualDSP++, enables the software developer to passively gather important code execution metrics without interrupting the realtime characteristics of the program. Essentially, the developer can identify bottlenecks in software quickly and efficiently. By using the profiler, the programmer can focus on those areas in the program that impact performance and take corrective action.

CROSSCORE is a trademark of Analog Devices, Inc. VisualDSP++ is a trademark of Analog Devices, Inc.

Debugging both C/C++ and assembly programs with the VisualDSP++ debugger, programmers can:

- View mixed C/C++ and assembly code (interleaved source and object information)
- Insert breakpoints
- Set conditional breakpoints on registers, memory, and stacks
- Trace instruction execution
- Perform linear or statistical profiling of program execution
- Fill, dump, and graphically plot the contents of memory
- · Perform source level debugging
- Create custom debugger windows

The VisualDSP++ IDE lets programmers define and manage DSP software development. Its dialog boxes and property pages let programmers configure and manage all of the TigerSHARC development tools, including the color syntax highlighting in the VisualDSP++ editor. This capability permit programmers to:

- Control how the development tools process inputs and generate outputs
- Maintain a one-to-one correspondence with the tool's command line switches

The VisualDSP++ Kernel (VDK) incorporates scheduling and resource management tailored specifically to address the memory and timing constraints of DSP programming. These capabilities enable engineers to develop code more effectively, eliminating the need to start from the very beginning, when developing new application code. The VDK features include Threads, Critical and Unscheduled regions, Semaphores, Events, and Device flags. The VDK also supports Priority-based, Preemptive, Cooperative, and Time-Sliced scheduling approaches. In addition, the VDK was designed to be scalable. If the application does not use a specific feature, the support code for that feature is excluded from the target system.

Because the VDK is a library, a developer can decide whether to use it or not. The VDK is integrated into the VisualDSP++ development environment, but can also be used via standard command line tools. When the VDK is used, the development environment assists the developer with many error-prone tasks and assists in managing system resources, automating the generation of various VDK based objects, and visualizing the system state, when debugging an application that uses the VDK.

VCSE is Analog Devices technology for creating, using, and reusing software components (independent modules of substantial functionality) to quickly and reliably assemble software applications. Download components from the Web and drop them into the application. Publish component archives from within VisualDSP++. VCSE supports component implementation in C/C++ or assembly language.

Use the Expert Linker to visually manipulate the placement of code and data on the embedded system. View memory utilization in a color-coded graphical form, easily move code and data to

different areas of the DSP or external memory with the drag of the mouse, examine run time stack and heap usage. The Expert Linker is fully compatible with existing Linker Definition File (LDF), allowing the developer to move between the graphical and textual environments.

Analog Devices DSP emulators use the IEEE 1149.1 JTAG Test Access Port of the ADSP-TS101S processor to monitor and control the target board processor during emulation. The emulator provides full speed emulation, allowing inspection and modification of memory, registers, and processor stacks. Nonintrusive in-circuit emulation is assured by the use of the processor's JTAG interface—the emulator does not affect target system loading or timing.

In addition to the software and hardware development tools available from Analog Devices, third parties provide a wide range of tools supporting the TigerSHARC processor family. Hardware tools include TigerSHARC DSP PC plug-in cards. Third party software tools include DSP libraries, real time operating systems, and block diagram design tools.

## Designing an Emulator-Compatible DSP Board (Target)

The Analog Devices family of emulators are tools that every DSP developer needs to test and debug hardware and software systems. Analog Devices has supplied an IEEE 1149.1 JTAG Test Access Port (TAP) on each JTAG DSP. The emulator uses the TAP to access the internal features of the DSP, allowing the developer to load code, set breakpoints, observe variables, observe memory, and examine registers. The DSP must be halted to send data and commands, but once an operation has been completed by the emulator, the DSP system is set running at full speed with no impact on system timing.

To use these emulators, the target's design must include the interface between an Analog Devices JTAG DSP and the emulation header on a custom DSP target board.

## Target Board Header

The emulator interface to an Analog Devices JTAG DSP is a 14-pin header, as shown in Figure 6. The customer must supply this header on the target board in order to communicate with the emulator. The interface consists of a standard dual row 0.025" square post header, set on 0.1" × 0.1" spacing, with a minimum post length of 0.235". Pin 3 is the key position used to prevent the pod from being inserted backwards. This pin must be clipped on the target board.

Also, the clearance (length, width, and height) around the header must be considered. Leave a clearance of at least 0.15" and 0.10" around the length and width of the header, and reserve a height clearance to attach and detach the pod connector.

As can be seen in Figure 6, there are two sets of signals on the header. There are the standard JTAG signals TMS, TCK, TDI, TDO, TRST, and EMU used for emulation purposes (via an emulator). There are also secondary JTAG signals BTMS, BTCK, BTDI, and BTRST that are optionally used for board-level (boundary scan) testing.

-10- REV. 0




Figure 6. JTAG Target Board Connector for JTAG Equipped Analog Devices DSP (Jumpers in Place)

When the emulator is not connected to this header, place jumpers across BTMS, BTCK, BTRST, and BTDI as shown in Figure 7. These jumpers hold the JTAG signals in the correct state to allow the DSP to run free. Remove all the jumpers when connecting the emulator to the JTAG header.




Figure 7. JTAG Target Board Connector with No Local Boundary Scan

### JTAG Emulator Pod Connector

Figure 8 details the dimensions of the JTAG pod connector at the 14-pin target end. Figure 9 displays the keep-out area for a target board header. The keep-out area allows the pod connector to properly seat onto the target board header. This board area

should contain no components (chips, resistors, capacitors, and so on). The dimensions are referenced to the center of the 0.25" square post pin.




Figure 8. JTAG Pod Connector Dimensions




Figure 9. JTAG Pod Connector Keep-Out Area

## Design for Emulation Circuit Information

For details on target board design issues including single processor connections, multiprocessor scan chains, signal buffering, signal termination, and emulator pod logic, see the *EE-68: Analog Devices JTAG Emulation Technical Reference* on the Analog Devices website (www.analog.com)—use site search on "EE-68". This document is updated regularly to keep pace with improvements to emulator support.

## **Additional Information**

This data sheet provides a general overview of the ADSP-TS101S DSP's architecture and functionality. For detailed information on the ADSP-TS101S DSP's core architecture and instruction set, see the *TigerSHARC DSP Hardware Specification* and the *TigerSHARC DSP Instruction Set Specification*. For detailed information on the development tools for this processor, see the *VisualDSP++ User's Guide for TigerSHARC DSP*.

### PIN FUNCTION DESCRIPTIONS

While most of the ADSP-TS101S DSP's input pins are normally synchronous—tied to a specific clock—a few are asynchronous. For these asynchronous signals, an on-chip synchronization circuit prevents metastability problems. The ac specification for asynchronous signals is used only when predictable cycle-bycycle behavior is required.

REV. 0 –11–

The output pins can be three-stated during normal operation. The DSP three-states all outputs during reset, allowing these pins to get to their internal pull-up or pull-down state. Some output pins (control signals) have a pull-up or pull-down that maintains a known value during transitions between different drivers.

Table 3. Pin Definitions—Clocks and Reset

Signal	Type	Description
LCLK_N	I	Local Clock Reference. Connect this pin to $V_{REF}$ as shown in Figure 5.
LCLK_P	I	Local Clock Input. DSP clock input. The instruction cycle rate = $n \times LCLK$ , where n is user-programmable to 2, 2.5, 3, 3.5, 4, 5, or 6. See Clock Domains on Page 9.
LCLKRAT2-0 <sup>1</sup>	I (pd <sup>2</sup> )	LCLK Ratio. The DSP's core clock (instruction cycle rate) = $n \times LCLK$ , where n is user-programmable to 2, 2.5, 3, 3.5, 4, 5, or 6 as shown in Table 4. These pins must have a constant value while the DSP is powered.
SCLK_N	I	System Clock Reference. Connect this pin to V <sub>REF</sub> as shown in Figure 5.
SCLK_P	I	System Clock Input. The DSP's system input clock for cluster bus. This pin must be connected to the same clock source as LCLK_P. See Clock Domains on Page 9.
SCLKFREQ <sup>3</sup>	I (pu <sup>2</sup> )	SCLK Frequency. SCLKFREQ = 1 is required. The SCLKFREQ pin must have a constant value while the DSP is powered.
RESET	I/A	Reset. Sets the DSP to a known state and causes program to be in idle state. RESET must be asserted at specified time according to the type of reset operation. For details, see Reset and Booting on Page 8.

A = Asynchronous; G = Ground; I = Input; O = Output; o/d = Open drain output; P = Power supply; pd = Internal pull-down approximately  $100 \text{ k}\Omega$ ; pu = Internal pull-up approximately  $100 \text{ k}\Omega$ ; T = Three-state

Table 4. LCLK Ratio

LCLI	KRAT2-0	Ratio
000	(default)	2
001		2.5
010		3
011		3.5
100		4
101		5
110		6
111		Reserved

-12- REV. 0

 $<sup>^{\</sup>mathrm{l}}\mathrm{The}$  internal pull-down may not be sufficient. A stronger pull-down may be necessary.

<sup>&</sup>lt;sup>2</sup>See Electrical Characteristics on Page 20.

<sup>&</sup>lt;sup>3</sup>The internal pull-up may not be sufficient. A stronger pull-up may be necessary.

Table 5. Pin Definitions—External Port Bus Controls

Signal	Type	Description
ADDR31-0 <sup>1</sup>	I/O/T	Address Bus. The DSP issues addresses for accessing memory and peripherals on these pins. In a multiprocessor system, the bus master drives addresses for accessing internal memory or I/O processor registers of other ADSP-TS101S DSPs. The DSP inputs addresses when a host or another DSP accesses its internal memory or I/O processor registers.
DATA63-0 <sup>1</sup>	I/O/T	External Data Bus. The DSP drives and receives data and instructions on these pins.
$\overline{\text{RD}}^2$	I/O/T (pu <sup>3</sup> )	Memory Read. $\overline{RD}$ is asserted whenever the DSP reads from any slave in the system, excluding SDRAM. When the DSP is a slave, $\overline{RD}$ is an input and indicates read transactions that access its internal memory or universal registers. In a multiprocessor system, the bus master drives $\overline{RD}$ . The $\overline{RD}$ pin changes concurrently with ADDR pins.
$\overline{\mathrm{WRL}}^2$	I/O/T (pu <sup>3</sup> )	Write Low. $\overline{WRL}$ is asserted in two cases: When the ADSP-TS101S writes to an even address word of external memory or to another external bus agent; and when the ADSP-TS101S writes to a 32-bit zone (host, memory, or DSP programmed to 32-bit bus). An external master (host or DSP) asserts $\overline{WRL}$ for writing to a DSP's low word of internal memory. In a multiprocessor system, the bus master drives $\overline{WRL}$ . The $\overline{WRL}$ pin changes concurrently with ADDR pins. When the DSP is a slave, $\overline{WRL}$ is an input and indicates write transactions that access its internal memory or universal registers.
WRH <sup>2</sup>	I/O/T (pu <sup>3</sup> )	Write High. $\overline{WRH}$ is asserted when the ADSP-TS101S writes a long word (64 bits) or writes to an odd address word of external memory or to another external bus agent on a 64-bit data bus. An external master (host or another DSP) must assert $\overline{WRH}$ for writing to a DSP's high word of 64-bit data bus. In a multiprocessing system, the bus master drives $\overline{WRH}$ . The $\overline{WRH}$ pin changes concurrently with ADDR pins. When the DSP is a slave, $\overline{WRH}$ is an input and indicates write transactions that access its internal memory or universal registers.
ACK	I/O/T	Acknowledge. External slave devices can deassert ACK to add wait states to external memory accesses. ACK is used by I/O devices, memory controllers, and other peripherals on the data phase. The DSP can deassert ACK to add wait states to read accesses of its internal memory. The ADSP-TS101S does not drive ACK during slave writes. Therefore, an external (approximately $10~\rm k\Omega$ ) pull-up is required.
BMS <sup>2, 4</sup>	O/T (pu/pd <sup>3</sup> )	Boot Memory Select. BMS is the chip select for boot EPROM or flash memory. During reset, the DSP uses BMS as a strap pin (EBOOT) for EPROM boot mode. When the DSP is configured to boot from EPROM, BMS is active during the boot sequence. Pull-down enabled during RESET (asserted); pull-up enabled after RESET (deasserted). In a multiprocessor system, the DSP bus master drives BMS. For details see Reset and Booting on Page 8 and the EBOOT signal description in Table 16 on Page 19.

 $A = Asynchronous; G = Ground; I = Input; O = Output; o/d = Open drain output; P = Power supply; \\ pd = Internal pull-down approximately 100 k\Omega; pu = Internal pull-up approximately 100 k\Omega; T = Three-state$ 

REV. 0 –13–

Table 5. Pin Definitions—External Port Bus Controls (continued)

Signal	Type	Description
MS1-0 <sup>2</sup>	O/T (pu <sup>3</sup> )	Memory Select. $\overline{MS0}$ or $\overline{MS1}$ is asserted whenever the DSP accesses memory banks 0 or 1, respectively. $\overline{MS1-0}$ are decoded memory address pins that change concurrently with ADDR pins. When ADDR31:26 = 0b000010, $\overline{MS0}$ is asserted. When ADDR31:26 = 0b000011, $\overline{MS1}$ is asserted. In multiprocessor systems, the master DSP drives $\overline{MS1-0}$ .
MSH <sup>2</sup>	O/T (pu <sup>3</sup> )	Memory Select Host. $\overline{MSH}$ is asserted whenever the DSP accesses the host address space (ADDR31:28 $\neq$ 0b0000). $\overline{MSH}$ is a decoded memory address pin that changes concurrently with ADDR pins. In a multiprocessor system, the bus master DSP drives $\overline{MSH}$ .
BRST <sup>2</sup>	I/O/T (pu <sup>3</sup> )	Burst. The current bus master (DSP or host) asserts this pin to indicate that it is reading or writing data associated with consecutive addresses. A slave device can ignore addresses after the first one and increment an internal address counter after each transfer. For host-to-DSP burst accesses, the DSP increments the address automatically while BRST is asserted.

A = Asynchronous; G = Ground; I = Input; O = Output; o/d = Open drain output; P = Power supply; pd = Internal pull-down approximately 100 k $\Omega$ ; pu = Internal pull-up approximately 100 k $\Omega$ ; T = Three-state

Table 6. Pin Definitions—External Port Arbitration

Signal	Type	Description
BR7-0	I/O	Multiprocessing Bus Request Pins. Used by the DSPs in a multiprocessor system to arbitrate for bus mastership. Each DSP drives its own $\overline{BRx}$ line (corresponding to the value of its ID2–0 inputs) and monitors all others. In systems with fewer than eight DSPs, set the unused $\overline{BRx}$ pins high.
ID2-0 <sup>1</sup>	I (pd <sup>2</sup> )	Multiprocessor ID. Indicates the DSP's ID. From the ID, the DSP determines its order in a multiprocessor system. These pins also indicate to the DSP which bus request $(\overline{BR0}-\overline{BR7})$ to assert when requesting the bus: $000 = \overline{BR0}$ , $001 = \overline{BR1}$ , $010 = \overline{BR2}$ , $011 = \overline{BR3}$ , $100 = \overline{BR4}$ , $101 = \overline{BR5}$ , $110 = \overline{BR6}$ , or $111 = \overline{BR7}$ . ID2–0 must have a constant value during system operation and can change during reset only.
$\overline{\mathrm{BM}}^{1}$	O (pd <sup>2</sup> )	Bus Master. The current bus master DSP asserts $\overline{BM}$ . For debugging only. At reset this is a strap pin. For more information, see Table 16 on Page 19.
BOFF	I	Back Off. A deadlock situation can occur when the host and a DSP try to read from each other's bus at the same time. When deadlock occurs, the host can assert BOFF to force the DSP to relinquish the bus before completing its outstanding transaction.
BUSLOCK <sup>3</sup>	O/T (pu <sup>2</sup> )	Bus Lock Indication. Provides an indication that the current bus master has locked the bus.
HBR	I	Host Bus Request. A host must assert $\overline{HBR}$ to request control of the DSP's external bus. When $\overline{HBR}$ is asserted in a multiprocessing system, the bus master relinquishes the bus and asserts $\overline{HBG}$ once the outstanding transaction is finished.

-14-

A = Asynchronous; G = Ground; I = Input; O = Output; o/d = Open drain output; P = Power supply;

REV. 0

<sup>&</sup>lt;sup>1</sup>The address and data buses may float for several cycles during bus mastership transitions between a TigerSHARC DSP and a host. Floating in this case means that these inputs are not driven by any source and that dc-biased terminations are not present. It is not necessary to add pull-ups as there are no reliability issues and the worst-case power consumption for these floating inputs is negligible. Unconnected address pins may require pull-ups or pull-downs to avoid erroneous slave accesses, depending on the system. Unconnected data pins may be left floating.

 $<sup>^2\</sup>mathrm{The}$  internal pull-up may not be sufficient. A stronger pull-up may be necessary.

<sup>&</sup>lt;sup>3</sup>See Electrical Characteristics on Page 20.

<sup>&</sup>lt;sup>4</sup>The internal pull-down may not be sufficient. A stronger pull-down may be necessary.

pd = Internal pull-down approximately 100 k $\Omega$ ; pu = Internal pull-up approximately 100 k $\Omega$ ; T = Three-state

Table 6. Pin Definitions—External Port Arbitration (continued)

Signal	Туре	Description
HBG <sup>3</sup>	I/O/T (pu <sup>2</sup> )	Host Bus Grant. Acknowledges $\overline{HBR}$ and indicates that the host can take control of the external bus. When relinquishing the bus, the master DSP three-states the ADDR31–0, DATA63–0, $\overline{MSH}$ , $\overline{MSSD}$ , $\overline{MS1}$ –0, $\overline{RD}$ , $\overline{WRL}$ , $\overline{WRH}$ , $\overline{BMS}$ , $\overline{BRST}$ , $\overline{FLYBY}$ , $\overline{IOEN}$ , $\overline{RAS}$ , $\overline{CAS}$ , $\overline{SDWE}$ , $\overline{SDA10}$ , $\overline{SDCKE}$ , $\overline{LDQM}$ and $\overline{HDQM}$ pins, and the DSP puts the SDRAM in self-refresh mode. The DSP asserts $\overline{HBG}$ until the host deasserts $\overline{HBR}$ . In multiprocessor systems, the current bus master DSP drives $\overline{HBG}$ , and all slave DSPs monitor $\overline{HBG}$ .
CPA	I/O (o/d)	Core Priority Access. Asserted while the DSP's core accesses external memory. This pin enables a slave DSP to interrupt a master DSP's background DMA transfers and gain control of the external bus for core-initiated transactions. $\overline{CPA}$ is an open drain output, connected to all DSPs in the system. The $\overline{CPA}$ pin has an internal 500 $\Omega$ pullup resistor, which is only enabled on the DSP with ID2–0 = 0. If not required in the system, leave $\overline{CPA}$ unconnected (external pull-ups will be required for ID1–ID7).
DPA	I/O (o/d)	DMA Priority Access. Asserted while a high priority DSP DMA channel accesses external memory. This pin enables a high priority DMA channel on a slave DSP to interrupt transfers of a normal priority DMA channel on a master DSP and gain control of the external bus for DMA-initiated transactions. $\overline{DPA}$ is an open drain output, connected to all DSPs in the system. The $\overline{DPA}$ pin has an internal 500 $\Omega$ pull-up resistor, which is only enabled on the DSP with ID2–0 = 0. If not required in the system, leave $\overline{DPA}$ unconnected (external pull-ups will be required for IDs 1 through 7).

A = Asynchronous; G = Ground; I = Input; O = Output; o/d = Open drain output; P = Power supply; pd = Internal pull-down approximately  $100 \text{ k}\Omega$ ; pu = Internal pull-up approximately  $100 \text{ k}\Omega$ ; T = Three-state

Table 7. Pin Definitions—External Port DMA/Flyby

Signal	Туре	Description
DMAR3-0	I/A	DMA Request Pins. Enable external I/O devices to request DMA services from the DSP. In response to $\overline{\rm DMARx}$ , the DSP performs DMA transfers according to the DMA channel's initialization. The DSP ignores DMA requests from uninitialized channels.
FLYBY <sup>1</sup>	O/T (pu <sup>2</sup> )	Flyby Mode. When a DSP DMA channel is initiated in FLYBY mode, it generates flyby transactions on the external bus. During flyby transactions, the DSP asserts FLYBY, which signals the source or destination I/O device to latch the next data or strobe the current data, respectively, and to prepare for the next data on the next cycle.
<del>IOEN</del> <sup>1</sup>	O/T (pu <sup>2</sup> )	I/O Device Output Enable. Enables the output buffers of an external I/O device for flyby transactions between the device and external memory. Active on flyby transactions.

A = Asynchronous; G = Ground; I = Input; O = Output; o/d = Open drain output; P = Power supply; pd= Internal pull-down approximately 100 k $\Omega$ ; pu = Internal pull-up approximately 100 k $\Omega$ ; T = Three-state

REV. 0 -15-

<sup>&</sup>lt;sup>1</sup>The internal pull-down may not be sufficient. A stronger pull-down may be necessary.

<sup>&</sup>lt;sup>2</sup>See Electrical Characteristics on Page 20.

<sup>&</sup>lt;sup>3</sup>The internal pull-up may not be sufficient. A stronger pull-up may be necessary.

 $<sup>^{\</sup>mathrm{l}}$  The internal pull-up may not be sufficient. A stronger pull-up may be necessary.

<sup>&</sup>lt;sup>2</sup>See Electrical Characteristics on Page 20.

Table 8. Pin Definitions—External Port SDRAM Controller

Signal	Type	Description
MSSD <sup>1</sup>	I/O/T (pu <sup>2</sup> )	Memory Select SDRAM. MSSD is asserted whenever the DSP accesses SDRAM memory space. MSSD is a decoded memory address pin that is asserted whenever the DSP issues an SDRAM command cycle (access to ADDR31:26 = 0b000001). In a multiprocessor system, the master DSP drives MSSD.
$\overline{RAS}^1$	I/O/T (pu <sup>2</sup> )	Row Address Select. When sampled low, $\overline{RAS}$ indicates that a row address is valid in a read or write of SDRAM. In other SDRAM accesses, $\overline{RAS}$ defines the type of operation to execute according to SDRAM specification.
CAS <sup>1</sup>	I/O/T (pu <sup>2</sup> )	Column Address Select. When sampled low, $\overline{CAS}$ indicates that a column address is valid in a read or write of SDRAM. In other SDRAM accesses, $\overline{CAS}$ defines the type of operation to execute according to the SDRAM specification.
LDQM <sup>1</sup>	O/T (pu <sup>2</sup> )	Low Word SDRAM Data Mask. When LDQM sampled high, the DSP three-states the SDRAM DQ buffers. LDQM is valid on SDRAM transactions when $\overline{\text{CAS}}$ is asserted and is inactive on read transactions. On write transactions, LDQM is active when accessing an odd address word on a 64-bit memory bus to disable the write of the low word.
HDQM <sup>1</sup>	O/T (pu <sup>2</sup> )	High Word SDRAM Data Mask. When HDQM sampled high, the DSP three-states the SDRAM DQ buffers. HDQM is valid on SDRAM transactions when $\overline{CAS}$ is asserted and is inactive on read transactions. On write transactions, HDQM is active when accessing an even address in word accesses or is active when memory is configured for a 32-bit bus to disable the write of the high word.
SDA10 <sup>1</sup>	O/T (pu <sup>2</sup> )	SDRAM Address bit 10 pin. Separate A10 signals enable SDRAM refresh operation while the DSP executes non-SDRAM transactions.
SDCKE <sup>1, 3</sup>	I/O/T (pu/pd <sup>2</sup> )	SDRAM Clock Enable. Activates the SDRAM clock for SDRAM self-refresh or suspend modes. A slave DSP in a multiprocessor system does not have the pull-up or pull-down. A master DSP (or ID=0 in a single processor system) has a 100 k $\Omega$ pull-up before granting the bus to the host, except when the SDRAM is put in self-refresh mode. In self-refresh mode, the master has a 100 k $\Omega$ pull-down before granting the bus to the host.
SDWE <sup>1</sup>	I/O/T (pu <sup>2</sup> )	SDRAM Write Enable. When sampled low while $\overline{CAS}$ is active, $\overline{SDWE}$ indicates an SDRAM write access. When sampled high while $\overline{CAS}$ is active, $\overline{SDWE}$ indicates an SDRAM read access. In other SDRAM accesses, $\overline{SDWE}$ defines the type of operation to execute according to SDRAM specification.

A = Asynchronous; G = Ground; I = Input; O = Output; o/d = Open drain output; P = Power supply; pd = Internal pull-down approximately  $100 \text{ k}\Omega$ ; pu = Internal pull-up approximately  $100 \text{ k}\Omega$ ; T = Three-state

Table 9. Pin Definitions—JTAG Port

Signal	Type	Description
EMU	O (o/d)	Emulation. Connected to the DSP's JTAG emulator target board connector only.
TCK	I	Test Clock (JTAG). Provides an asynchronous clock for JTAG scan.
$TDI^1$	I (pu <sup>2</sup> )	Test Data Input (JTAG). A serial data input of the scan path.

A = Asynchronous; G = Ground; I = Input; O = Output; o/d = Open drain output; P = Power supply; pd = Internal pull-down approximately 100 k $\Omega$ ; pu = Internal pull-up approximately 100 k $\Omega$ ; T = Three-state

-16- REV. 0

 $<sup>^{\</sup>mathrm{l}}\mathrm{The}$  internal pull-up may not be sufficient. A stronger pull-up may be necessary.

<sup>&</sup>lt;sup>2</sup>See Electrical Characteristics on Page 20.

<sup>&</sup>lt;sup>3</sup>The internal pull-down may not be sufficient. A stronger pull-down may be necessary.

Table 9. Pin Definitions—JTAG Port (continued)

Signal	Type	Description	
TDO	O/T	est Data Output (JTAG). A serial data output of the scan path.	
$TMS^1$	$I (pu^2)$	st Mode Select (JTAG). Used to control the test state machine.	
TRST	I/A (pu <sup>2</sup> )	Test Reset (JTAG). Resets the test state machine. TRST must be asserted or pulsed low after power-up for proper device operation. For more information, see Reset and Booting on Page 8.	

A = Asynchronous; G = Ground; I = Input; O = Output; o/d = Open drain output; P = Power supply; pd = Internal pull-down approximately 100 k $\Omega$ ; pu = Internal pull-up approximately 100 k $\Omega$ ; T = Three-state

Table 10. Pin Definitions-Flags, Interrupts, and Timer

Signal	Type	Description	
FLAG3-0 <sup>1</sup>	I/O/A (pd <sup>2</sup> )	FLAG pins. Bidirectional input/output pins can be used as program conditions. Expin can be configured individually for input or for output. FLAG3–0 are inputs af power-up and reset.	
ĪRQ3–0 <sup>3</sup>	I/A (pu <sup>2</sup> )	Interrupt Request. When asserted, the DSP generates an interrupt. Each of the $\overline{IRQ3-0}$ pins can be independently set for edge triggered or level sensitive operation. After reset, these pins are disabled unless the $\overline{IRQ3-0}$ strap option is initialized for booting.	
TMR0E <sup>1</sup>	O (pd <sup>2</sup> )	Timer 0 expires. This output pulses for four SCLK cycles whenever timer 0 expires. At reset this is a strap pin. For more information, see Table 16 on Page 19.	

A = Asynchronous; G = Ground; I = Input; O = Output; o/d = Open drain output; P = Power supply; pd = Internal pull-down approximately 100 k $\Omega$ ; pu = Internal pull-up approximately 100 k $\Omega$ ; T = Three-state

Table 11. Pin Definitions—Link Ports

Signal	Type	Description
L0DAT7-0 <sup>1</sup>	I/O	Link0 Data 7–0
L1DAT7-0 <sup>1</sup>	I/O	Link1 Data 7–0
$L2DAT7-0^1$	I/O	Link2 Data 7–0
L3DAT7-0 <sup>1</sup>	I/O	Link3 Data 7–0
L0CLKOUT	О	Link0 Clock/Acknowledge Output
L1CLKOUT	О	Link1 Clock/Acknowledge Output
L2CLKOUT	О	Link2 Clock/Acknowledge Output
L3CLKOUT	О	Link3 Clock/Acknowledge Output
L0CLKIN	I/A	Link0 Clock/Acknowledge Input
L1CLKIN	I/A	Link1 Clock/Acknowledge Input
L2CLKIN	I/A	Link2 Clock/Acknowledge Input
L3CLKIN	I/A	Link3 Clock/Acknowledge Input
LODIR	О	Link0 Direction. (0 = input, 1 = output)

A = Asynchronous; G = Ground; I = Input; O = Output; o/d = Open drain output; P = Power supply; pd = Internal pull-down approximately 100 k $\Omega$ ; pu = Internal pull-up approximately 100 k $\Omega$ ; T = Three-state

REV. 0 –17–

<sup>&</sup>lt;sup>1</sup>The internal pull-up may not be sufficient. A stronger pull-up may be necessary.

<sup>&</sup>lt;sup>2</sup>See Electrical Characteristics on Page 20.

 $<sup>^{\</sup>mathrm{l}}$  The internal pull-down may not be sufficient. A stronger pull-down may be necessary.

<sup>&</sup>lt;sup>2</sup>See Electrical Characteristics on Page 20.

<sup>&</sup>lt;sup>3</sup>The internal pull-up may not be sufficient. A stronger pull-up may be necessary.

Table 11. Pin Definitions—Link Ports (continued)

Signal	Type	Description
L1DIR	О	Link1 Direction. (0 = input, 1 = output)
L2DIR <sup>2</sup>	O (pd <sup>3</sup> )	Link2 Direction. (0 = input, 1 = output) At reset this is a strap pin. For more information, see Table 16 on Page 19.
L3DIR	$O(pd^3)$	Link3 Direction. (0 = input, 1 = output)

A = Asynchronous; G = Ground; I = Input; O = Output; o/d = Open drain output; P = Power supply;

Table 12. Pin Definitions-Impedance and Drive Strength Control

Signal	Type	Description
CONTROLIMP2-1 <sup>1</sup> CONTROLIMP0 <sup>2</sup>	I (pu <sup>3</sup> ) I (pd <sup>3</sup> )	Impedance Control. For ADC (Address/Data/Controls) and LINK (all link port outputs) signals, the CONTROLIMP2–0 pins control impedance as shown in Table 13. These pins enable or disable dig_ctrl mode. When dig_ctrl:  0 = Disabled (maximum drive strength)
DS2-0 <sup>1</sup>	I (pu <sup>3</sup> )	1 = Enabled (use DS2–0 drive strength selection)  Digital Drive Strength Selection. Selected as shown in Table 14. For drive strength calculation, see Output Drive Currents on Page 28.

A = asynchronous; G = ground; I = input; O = output; o/d = open drain output; P = power supply; pd = internal pull-down approximately 100 k $\Omega$ ; pu = internal pull-up approximately 100 k $\Omega$ ; T = three-state

Table 13. Control Impedance Selection

CONTROLIMP2-0	ADC dig_ctrl	LINK dig_ctrl
000	0	0
001	0	0
010	0	1
011	reserved	reserved
100	1	0
101	reserved	reserved
110 (default)	1	1
111	reserved	reserved

**Table 14. Drive Strength Selection** 

DS2-0	Drive Strength
000	Strength 0
001	Strength 1
010	Strength 2
011	Strength 3
100	Strength 4
101	Strength 5
110	Strength 6
111 (default)	Strength 7

-18- REV. 0

pd = Internal pull-down approximately 100 k $\Omega$ ; pu = Internal pull-up approximately 100 k $\Omega$ ; T = Three-state

<sup>&</sup>lt;sup>1</sup>The link port data pins, if connected or floated for extended periods (for example, token slave with no token master), do not require pull-ups or pull-downs as there are no reliability issues and the worst-case power consumption for these floating inputs is negligible. Floating in this case means that these inputs are not driven by any source and that dc-biased terminations are not present.

<sup>&</sup>lt;sup>2</sup>The internal pull-down may not be sufficient. A stronger pull-down may be necessary.

<sup>&</sup>lt;sup>3</sup>See Electrical Characteristics on Page 20.

<sup>&</sup>lt;sup>1</sup>The internal pull-up may not be sufficient. A stronger pull-up may be necessary.

<sup>&</sup>lt;sup>2</sup>The internal pull-down may not be sufficient. A stronger pull-down may be necessary.

<sup>&</sup>lt;sup>3</sup>See Electrical Characteristics on Page 20.

Table 15. Pin Definitions-Power, Ground, and Reference

Signal	Type	Description
$V_{ m DD}$	P	$ m V_{DD}$ pins for internal logic.
$ m V_{DD\_A}$	P	$V_{ m DD}$ pins for analog circuits. Pay critical attention to bypassing this supply.
$ m V_{DD\_IO}$	P	$ m V_{DD}$ pins for I/O buffers.
$ m V_{REF}$	I	Reference voltage defines the trip point for all input buffers, except $\overline{RESET}$ , $\overline{IRQ3-0}$ , $\overline{DMAR3-0}$ , $ID2-0$ , $CONTROLIMP2-0$ , $TCK$ , $TDI$ , $TMS$ , and $\overline{TRST}$ . The value is 1.5 V $\pm$ 100 mV (which is the TTL trip point). $V_{REF}$ can be connected to a power supply or set by a voltage divider circuit. The voltage divider should have an HF decoupling capacitor (1 nF HF SMD) connected to $V_{SS}$ . Tie the decoupling capacitor between $V_{REF}$ input and $V_{SS}$ , as close to the DSP's pins as possible. See Filtering Reference Voltage and Clocks on Page 9.
$V_{SS}$	G	Ground pins.
$V_{SS\_A}$	G	Ground pins for analog circuits.

A = Asynchronous; G = Ground; I = Input; O = Output; o/d = Open drain output; P = Power supply; pd = Internal pull-down approximately 100 k $\Omega$ ; pu = Internal pull-up approximately 100 k $\Omega$ ; T = Three-state

## STRAP PIN FUNCTION DESCRIPTIONS

Some pins have alternate functions at reset. Strap options set DSP operating modes. During reset, the DSP samples the strap option pins. Strap pins have an approximately 100 k $\Omega$  pull-down for the default value. If a strap pin is not connected to an external pull-up or logic load, the DSP samples the default value during

reset. If strap pins are connected to logic inputs, a stronger external pull-down may be required to ensure default value depending on leakage and/or low level input current of the logic load. To set a mode other than the default mode, connect the strap pin to a sufficiently stronger external pull-up. Table 16 lists and describes each of the DSP's strap pins.

Table 16. Pin Definitions—I/O Strap Pins

Signal	On Pin	Description
EBOOT	BMS	EPROM boot.  0 = boot from EPROM immediately after reset (default)  1 = idle after reset and wait for an external device to boot DSP through the external port or a link port
IRQEN	BM	Interrupt Enable. $0 = \text{disable and set } \overline{\text{IRQ3-0}} \text{ interrupts to level sensitive after reset (default)}$ $1 = \text{enable and set } \overline{\text{IRQ3-0}} \text{ interrupts to edge sensitive immediately after reset}$
TM1	L2DIR	Test Mode 1.  0 = required setting during reset.  1 = reserved.
TM2	TMR0E	Test Mode 2.  0 = required setting during reset.  1 = reserved.

REV. 0 –19–

# **SPECIFICATIONS**

# RECOMMENDED OPERATING CONDITIONS

Parameter		Test Conditions	Min	Тур	Max	Unit
$V_{ m DD}$	Internal Supply Voltage		1.14		1.26	V
$V_{DD\_A}$	Analog Supply Voltage		1.14		1.26	V
$V_{DD\_IO}$	I/O Supply Voltage		3.15		3.45	V
$T_{\text{CASE}}$	Case Operating Temperature		-40		+85	°C
$V_{\mathrm{IH}}$	High Level Input Voltage <sup>1</sup>	$@V_{DD}, V_{DD\_IO} = max$	2		$V_{DD_{\perp}IO} + 0.5$	V
$V_{\rm IL}$	Low Level Input Voltage <sup>1</sup>	$@V_{DD}, V_{DD\_IO} = min$	-0.5		+0.8	V
$I_{DD}$	V <sub>DD</sub> Supply Current for Typical Activity <sup>2</sup>	@ CCLK = 250 MHz, $V_{DD} = 1.25 \text{ V}, T_{CASE} = 25^{\circ}\text{C}$		1.2		A
$I_{DD\_IO}$	V <sub>DD_IO</sub> Supply Current for Typical Activity <sup>2</sup>	@ SCLK = 100 MHz, V <sub>DD_IO</sub> = 3.3 V, T <sub>CASE</sub> = 25°C		137		mA
$V_{REF}$	Voltage reference		1.4		1.6	V

Specifications subject to change without notice.

# **ELECTRICAL CHARACTERISTICS**

Parameter		<b>Test Conditions</b>	Min	Max	Unit
V <sub>OH</sub>	High Level Output Voltage <sup>1</sup>	$@V_{DD\_IO} = min, I_{OH} = -2 \text{ mA}$	2.4		V
$V_{OL}$	Low Level Output Voltage <sup>1</sup>	$@V_{DD\_IO} = min, I_{OL} = 4 mA$		0.4	V
$\mathbf{I}_{\text{IH}}$	High Level Input Current <sup>2</sup>	$@V_{DD\_IO} = max, V_{IN} = V_{DD\_IO} max$		10	μΑ
$I_{IHP}$	High Level Input Current (pd) <sup>3</sup>	$@V_{DD\_IO} = max, V_{IN} = V_{DD\_IO} max$	17.2	44.5	μΑ
$\mathbf{I}_{\mathrm{IL}}$	Low Level Input Current <sup>4</sup>	$@V_{DD_IO} = max, V_{IN} = 0 V$		10	μΑ
$\mathbf{I}_{\mathrm{ILP}}$	Low Level Input Current (pu) <sup>5</sup>	$@V_{DD\_IO} = max, V_{IN} = 0 V$	-69	-23	μΑ
$I_{\rm OZH}$	Three-State Leakage Current High <sup>6, 7</sup>	$@V_{DD\_IO} = max, V_{IN} = V_{DD\_IO} max$		10	μΑ
$I_{\rm OZHP}$	Three-State Leakage Current High (pd) <sup>8</sup>	$@V_{DD\_IO} = max, V_{IN} = V_{DD\_IO} max$	17.2	44.5	μΑ
$I_{OZL}$	Three-State Leakage Current Low9	$@V_{DD_{IO}} = max, V_{IN} = 0 V$		10	μΑ
$\mathbf{I}_{\mathrm{OZLP}}$	Three-State Leakage Current Low (pu) 10	$@V_{DD_IO} = max, V_{IN} = 0 V$	-69	-23	μΑ
$I_{\rm OZLO}$	Three-State Leakage Current Low (od) <sup>7</sup>	$@V_{DD\_IO} = max, V_{IN} = 0 V$	-9.8	-4.6	μΑ
$C_{IN}$	Input Capacitance <sup>11, 12</sup>	$@f_{IN} = 1 \text{ MHz}, T_{CASE} = 25\text{ C}, V_{IN} = 2.5 \text{ V}$		5	pF

Specifications subject to change without notice.

-20-REV. 0

<sup>&</sup>lt;sup>1</sup>Applies to input and bidirectional pins.

<sup>&</sup>lt;sup>2</sup>For details on Typical Activity used for these measurements, see *EE-169*, *Estimating Power for the ADSP-TS101S*.

<sup>&</sup>lt;sup>1</sup>Applies to output and bidirectional pins.

<sup>&</sup>lt;sup>2</sup>Applies to input pins without internal pull-downs (pd).

<sup>&</sup>lt;sup>3</sup>Applies to input pins with internal pull-downs (pd).

<sup>&</sup>lt;sup>4</sup>Applies to input pins without internal pull-ups (pu).

<sup>&</sup>lt;sup>5</sup>Applies to input pins with internal pull-ups (pu).

<sup>&</sup>lt;sup>6</sup>Applies to three-stateable pins without internal pull-downs (pd).

<sup>&</sup>lt;sup>7</sup>Applies to open drain (od) pins with 500  $\Omega$  pull-ups (pu).

<sup>&</sup>lt;sup>8</sup>Applies to three-stateable pins with internal pull-downs (pd).

<sup>&</sup>lt;sup>9</sup>Applies to three-stateable pins without internal pull-ups (pu). <sup>10</sup>Applies to three-stateable pins with internal pull-ups (pu).

<sup>&</sup>lt;sup>11</sup>Applies to all signals.

<sup>&</sup>lt;sup>12</sup>Guaranteed but not tested.

### ABSOLUTE MAXIMUM RATINGS

### **ESD SENSITIVITY**

## **CAUTION**

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the ADSP-TS101S features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



REV. 0 –21–

<sup>&</sup>lt;sup>1</sup>Stresses greater than those listed above may cause permanent damage to the device. These are stress ratings only; functional operation of the device at these or any other conditions greater than those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

# TIMING SPECIFICATIONS

With the exception of Link port, DMAR3–0, and IRQ3–0 pins, all ac timing for the ADSP-TS101S is relative to a reference clock edge. Because input setup/hold, output valid/hold, and output enable/disable times are relative to a clock edge, the timing data for the ADSP-TS101S has few calculated (formula-based) values. For information on ac timing, see General AC Timing on Page 22. For information on link port transfer timing, see Link Ports Data Transfer and Token Switch Timing on Page 25.

### General AC Timing

Timing is measured on signals when they cross the 1.5 V level as described in Figure 10 on Page 24. All delays (in nanoseconds) are measured between the point that the first signal reaches 1.5 V and the point that the second signal reaches 1.5 V.

The ac asynchronous timing data for the  $\overline{IRQ3-0}$  and  $\overline{DMAR3-0}$  pins appears in Table 17.

The general ac timing data appears in Table 18 and Table 19. All ac specifications are measured with the load specified in Figure 25 on Page 30, and with the output drive strength set to strength 4. In order to calculate the output valid and hold times for different load conditions and/or output drive strengths, refer to Figure 26 on Page 30 through Figure 33 on Page 31 (Rise and Fall Time vs. Load Capacitance) and Figure 34 on Page 31 (Output Valid vs. Load Capacitance vs. Drive Strength).

Table 17. AC Asynchronous Signal Specifications (all values in this table are in nanoseconds)

Name	Description	Pulsewidth Low (min)	Pulsewidth High (min)
ĪRQ3-0 <sup>1</sup>	Interrupt request input	$t_{CCLK} + 3 \text{ ns}$	_
$\overline{DMAR3-0}^1$	DMA request output	t <sub>CCLK</sub> + 4 ns	t <sub>CCLK</sub> + 4 ns
TMR0E	Timer 0 expired output	_	$4 \times t_{SCLK}$ ns
FLAGS3-0 <sup>1, 2</sup>	Flag pins input	$3 \times t_{CCLK}$ ns	$3 \times t_{CCLK}$ ns
TRST	JTAG test reset input	1 ns	_

<sup>&</sup>lt;sup>1</sup>These input pins do not need to be synchronized to a clock reference.

Table 18. Reference Clocks

Signal	Туре	Description	Speed Grade (MHz)	Clock Cycle Min (ns)	Clock Cycle Max (ns)	Clock High Min (ns)			Input Jitter <sup>1</sup> Tolerance (ps)
CCLK <sup>2, 3</sup>	_	Core Clock	250	4.0	12.5	_	_	_	_
LCLK_P <sup>4, 5, 6</sup>	Input	Local Clock	250	CR×4.0	CR × 12.5	{40% to 60% Duty Cycle}		_	100
SCLK_P <sup>5, 7, 8</sup>	Input	System Clock, SCLKFREQ = 1	All	Greater of 10 or CCLK × 2	-	{40% to 60% Duty Cycle}		50	100
TCK <sup>9</sup>	Input	Test Clock (JTAG)	All	Greater of 30 or CCLK × 4		12.5	12.5	_	_

<sup>&</sup>lt;sup>1</sup>Actual input jitter should be combined with ac specifications for accurate timing analysis.

-22- REV. 0

<sup>&</sup>lt;sup>2</sup>For output specifications, see Table 19.

<sup>&</sup>lt;sup>2</sup>CCLK is the internal DSP clock or instruction cycle time. The period of this clock is equal to the Local Clock (LCLK\_P) period divided by the Local Clock Ratio (LCLKRAT2-0). For information on available internal DSP clock rates, see the ORDERING GUIDE on Page 40.

 $<sup>^3</sup>$ The period of CCLK is  $t_{CCLK}$ .

<sup>&</sup>lt;sup>4</sup>The Core Clock Ratio (CR) is 2, 2.5, 3, 3.5, 4, 5, or 6 as set by the LCLKRAT2-0 pins. For more information, see Table 4 on Page 12.

<sup>&</sup>lt;sup>5</sup>See Clock Domains on Page 9.

 $<sup>^6</sup>$ The period of LCLK is  $t_{LCLK}$ .

<sup>&</sup>lt;sup>7</sup>For more information, see Table 3 on Page 12.

<sup>&</sup>lt;sup>8</sup>The period of SCLK is t<sub>SCLK</sub>.

 $<sup>^9\</sup>mathrm{The}$  period of TCK is  $t_{\mathrm{TCK}}.$ 

Table 19. AC Signal Specifications—All values in this table are in nanoseconds.

Name	Description	Input Setup (min)	Input Hold (min)	Output Valid (max) <sup>1</sup>	Output Hold (min)	Output Enable (min) <sup>2</sup>	Output Disable (max) <sup>2</sup>	Reference Clock
ADDR31-0	External Address Bus	2.2	0.5	4.2	1.0	0.9	2.5	SCLK
DATA63-0	External Data Bus		0.5	4.2	1.0	0.9	2.5	SCLK
MSH	Memory Select HOST Line	_	_	4.2	1.0	0.9	2.5	SCLK
MSSD	Memory Select SDRAM Line	2.2	0.5	4.2	1.0	0.9	2.5	SCLK
MS1-0	Memory Select for Static Blocks	_	_	4.2	1.0	0.9	2.5	SCLK
RD	Memory Read	2.2	0.5	4.2	1.0	0.9	2.5	SCLK
WRL	Write Low Word	2.2	0.5	4.2	1.0	0.9	2.5	SCLK
WRH	Write High Word	2.2	0.5	4.2	1.0	0.9	2.5	SCLK
ACK	Acknowledge for Data	2.2	0.5	4.2	1.0	0.9	2.5	SCLK
SDCKE	SDRAM Clock Enable	2.2	0.5	4.2	1.0	0.9	2.5	SCLK
RAS	Row Address Select	2.2	0.5	4.2	1.0	0.9	2.5	SCLK
CAS	Column Address Select	2.2	0.5	4.2	1.0	0.9	2.5	SCLK
SDWE	SDRAM Write Enable	2.2	0.5	4.2	1.0	0.9	2.5	SCLK
LDQM	Low Word SDRAM Data Mask	_	_	4.2	1.0	0.9	2.5	SCLK
HDQM	High Word SDRAM Data Mask	_	_	4.2	1.0	0.9	2.5	SCLK
SDA10	SDRAM ADDR10		_	4.2	1.0	0.9	2.5	SCLK
HBR	Host Bus Request	2.2	0.5	_	_	_	_	SCLK
HBG	Host Bus Grant	2.2	0.5	4.2	1.0	0.9	2.5	SCLK
BOFF	Back Off Request	2.2	0.5	1—	1	1	1	SCLK
BUSLOCK	Bus Lock		_	4.2	1.0	0.9	2.5	SCLK
BRST	Burst pin	2.2	0.5	4.2	1.0	0.9	2.5	SCLK
BR7-0	Multiprocessing Bus Request pins	2.2	0.5	4.2	1.0	1—	<u> </u>	SCLK
FLYBY	FLYBY pin		_	4.2	1.0	0.9	2.5	SCLK
ĪOEN	FLYBY pin		_	4.2	1.0	0.9	2.5	SCLK
<u>CPA</u> 3, 4	Core Priority Access	2.2	0.5	5.8			2.5	SCLK
DPA 3, 4	DMA Priority Access	2.2	0.5	5.8			2.5	SCLK
BMS <sup>5</sup>	Boot Memory Select		_	4.2	1.0	0.9	2.5	SCLK
FLAG3-0 <sup>6</sup>	FLAG pins	_	_	4.2	1.0	1.0	4.0	SCLK
TMR0E <sup>5</sup>	Timer 0 Expired	_		4.2	1.0			SCLK
RESET <sup>4, 7</sup>	Global Reset pin	_	<u> </u>	_	_	_	<b> </b>	SCLK
$TMS^4$	Test Mode Select (JTAG)	1.5	1.0	_	_	_	<b> </b>	TCK
$TDI^4$	Test Data Input (JTAG)	1.5	1.0	_	_	_	<b> </b>	TCK
TDO	Test Data Output (JTAG)	_	<u> </u>	6.0	1.0	1.0	5.0	TCK_FE <sup>8</sup>
TRST <sup>4, 7, 9</sup>	Test Reset (JTAG)	_	<u> </u>	_	_	_	<b> </b>	TCK
BM <sup>5</sup>	Bus Master Debug aid only	_	<u> </u>	4.2	1.0	_	_	SCLK
EMU <sup>10</sup>	Emulation	_		5.5	_		5.0	TCK or LCLK
JTAG_SYS_IN <sup>11</sup>	System input	1.5	11.0			_	<u> </u>	TCK
JTAG_SYS_OUT <sup>12</sup>	System output	_	_	16.0	_	_	_	TCK_FE <sup>8</sup>
ID2-0 <sup>9</sup>	Chip ID – must be constant	_	_	_	_	_	_	<u> </u>
CONTROLIMP2-0 <sup>9</sup>	Static pins – must be constant	_			_	_	_	_

REV. 0 –23–

Table 19. AC Signal Specifications—All values in this table are in nanoseconds. (continued)

Name	Description	Input Setup (min)	Input Hold (min)	Output Valid (max) <sup>1</sup>	Output Hold (min)	Output Enable (min) <sup>2</sup>	Output Disable (max) <sup>2</sup>	Reference Clock
DS2-0 <sup>9</sup>	Static pins – must be constant	_	_		_	_	_	_
LCLKRAT2-0 <sup>9</sup>	Static pins – must be constant	_					_	_
SCLKFREQ <sup>9</sup>	Static pins – must be constant	_	_	_	_	_	_	_

<sup>&</sup>lt;sup>1</sup>The output valid (max) value in this column applies for the standard 30 pF capacitive load used in testing. To see how output valid varies with capacitive loading, see Figure 34 on Page 31.

<sup>12</sup> System outputs are: BMS, BM, BUSLOCK, TMR0E, FLAG3–0, FLYBY, IOEN, MSH, BRST, WRH, WRL, RD, MS1–0, HDQM, LDQM, MSSD, SDCKE, SDWE, CAS, RAS, ADDR31–0, DATA63–0, DPA, CPA, HBG, ACK, BR7–0, L0CLKOUT, L0DAT7–0, L0DIR, L1CLKOUT, L1DAT7–0, L1DIR, L2CLKOUT, L2DAT7–0, L2DIR, L3CLKOUT, L3DAT7–0, L3DIR, EMU.




Figure 10. General AC Parameters Timing

-24-

REV. 0

<sup>&</sup>lt;sup>2</sup>The external port protocols employ bus IDLE cycles for bus mastership transitions as well as slave address boundary crossings to avoid any potential bus contention. The apparent driver overlap, due to output disables being larger than output enables, is not actual.

 $<sup>{}^{3}\</sup>overline{\text{CPA}}$  and  $\overline{\text{DPA}}$  pins are open drains and have 0.5 k $\Omega$  internal pull-ups.

<sup>&</sup>lt;sup>4</sup>These input pins have Schmitt triggers and therefore do not need to be synchronized to a clock reference. These synchronous specifications only apply for recognition in the current clock reference cycle.

<sup>&</sup>lt;sup>5</sup>This pin is a strap option. During reset, an internal resistor pulls the pin low.

<sup>&</sup>lt;sup>6</sup>For input specifications, see Table 17.

<sup>&</sup>lt;sup>7</sup>For additional requirement details, see Reset and Booting on Page 8.

<sup>&</sup>lt;sup>8</sup>TCK\_FE indicates TCK falling edge.

 $<sup>^9</sup>$ These pins may change only during reset; recommend connecting it to  $m V_{DD\_IO}/V_{SS}$ .

 $<sup>^{10}</sup>$ Reference clock depends on function.

<sup>11</sup> System inputs are:  $\overline{IRQ3-0}$ ,  $\overline{BMS}$ , LCLKRAT2-0, SCLKFREQ,  $\overline{BM}$ , TMR0E, FLAG3-0, ID2-0,  $\overline{BRST}$ ,  $\overline{WRH}$ ,  $\overline{WRL}$ ,  $\overline{RD}$ ,  $\overline{MSSD}$ , SDCKE,  $\overline{SDWE}$ ,  $\overline{CAS}$ ,  $\overline{RAS}$ , ADDR31-0, DATA63-0,  $\overline{DPA}$ ,  $\overline{CPA}$ ,  $\overline{HBG}$ ,  $\overline{BOFF}$ ,  $\overline{HBR}$ , ACK,  $\overline{BR7-0}$ , L0CLKIN, L0DAT7-0, L1CLKIN, L1DAT7-0, L2CLKIN, L2DAT7-0, L2DIR, L3CLKIN, L3DAT7-0, DS2-0, CONTROLIMP2-0,  $\overline{RESET}$ ,  $\overline{DMAR3-0}$ .

## Link Ports Data Transfer and Token Switch Timing

Table 20, Table 21, Table 22, and Table 23 with Figure 11, Figure 12, Figure 13, and Figure 14 provide the timing specifications for the link ports data transfer and token switch.

Table 20. Link Ports-Transmit

Parameter		Min	Max	Unit
Timing Requir	rements			
t <sub>CONNS</sub> 1	Connectivity Pulse Setup	$2 \times t_{CCLK} + 3.5$		ns
$t_{CONNS}^2$	Connectivity Pulse Setup	8		ns
t <sub>CONNIW</sub> <sup>3</sup>	Connectivity Pulse Input Width	$t_{LxCLK_Tx} + 1$		ns
t <sub>ACKS</sub>	Acknowledge Setup	$0.5 \times t_{LxCLK\_Tx}$		ns
Switching Cha	aracteristics			
$t_{LxCLK\_Tx}^{4}$	Transmit Link Clock Period	$0.9 \times LR \times t_{CCLK}$	$1.1 \times LR \times t_{CCLK}$	ns
$t_{LxCLKH\_Tx}$	Transmit Link Clock Width High	$0.33 \times t_{LxCLK\_Tx}$	$0.66 \times t_{LxCLK\_Tx}$	ns
$t_{LxCLKH\_Tx}^{-2}$	Transmit Link Clock Width High	$0.4 \times t_{LxCLK\_Tx}$	$0.6 \times t_{LxCLK\_Tx}$	ns
$t_{LXCLKL\_TX}$	Transmit Link Clock Width Low	$0.33 \times t_{LxCLK\_Tx}$	$0.66 \times t_{LxCLK\_Tx}$	ns
$t_{LxCLKL\_Tx}^{2}$	Transmit Link Clock Width Low	$0.4 \times t_{LxCLK\_Tx}$	$0.6 \times t_{LxCLK\ Tx}$	ns
$t_{ m DIRS}$	LxDIR Transmit Setup	$0.5 \times t_{LxCLK\_Tx}$	$2 \times t_{LxCLK\_Tx}$	ns
$t_{DIRH}$	LxDIR Transmit Hold	$0.5 \times t_{LxCLK\_Tx}$	$2\times t_{LxCLK\_Tx}$	ns
$t_{DOS}^{1}$	LxDAT7-0 Output Setup	$0.25 \times t_{LxCLK\_Tx} - 1$		ns
$t_{DOH}^{1}$	LxDAT7-0 Output Hold	$0.25 \times t_{LxCLK\_Tx} - 1$		ns
$t_{DOS}^{2}$	LxDAT7-0 Output Setup	$0.17 \times t_{LxCLK\_Tx} - 1$		ns
$t_{\rm DOH}^{2}$	LxDAT7-0 Output Hold	$0.17 \times t_{LxCLK\_Tx} - 1$		ns
$t_{LDOE}$	LxDAT7-0 Output Enable	1		ns
$t_{\rm LDOD}^{5}$	LxDAT7-0 Output Disable	1		ns

<sup>&</sup>lt;sup>1</sup>The formula for this parameter applies when LR is 2.

<sup>&</sup>lt;sup>5</sup>This specification applies to the last data byte or the "Dummy" byte that follows the verification byte if enabled. For more information, see the *TigerSHARC DSP Hardware Specification*.




Figure 11. Link Ports—Transmit

REV. 0 –25–

<sup>&</sup>lt;sup>2</sup>The formula for this parameter applies when LR is 3, 4, or 8.

<sup>&</sup>lt;sup>3</sup>LxCLKIN shows the connectivity pulse with each of the three possible transitions to "Acknowledge." After a connectivity pulse low minimum, LxCLKIN may [1] return high and remain high for "Acknowledge," [2] return high and subsequently go low (meeting tacks) for "Not Acknowledge," or [3] remain low for "Not Acknowledge."

<sup>&</sup>lt;sup>4</sup>The Link clock Ratio (LR) is 2, 3, 4, or 8 as set by the SPD bits in the LCTLx register.

Table 21. Link Ports—Receive

Parameter		Min	Max	Unit
Timing Require	ements			
t <sub>LxCLK_Rx</sub> 1	Receive Link Clock Period	$0.9 \times LR \times t_{CCLK}$	$1.1 \times LR \times t_{CCLK}$	ns
t <sub>LxCLKH_Rx</sub> 2	Receive Link Clock Width High	$0.33 \times t_{LxCLK\_Rx}$	$0.66 \times t_{LxCLK\_Rx}$	ns
t <sub>LxCLKH_Rx</sub> 3	Receive Link Clock Width High	$0.4 \times t_{LxCLK\_Rx}$	$0.6 \times t_{LxCLK\_Rx}$	ns
$t_{LxCLKL_Rx_2}^2$	Receive Link Clock Width Low	$0.33 \times t_{LxCLK\_Rx}$	$0.66 \times t_{LxCLK\_Rx}$	ns
$t_{LxCLKL\ Rx}^{3}$	Receive Link Clock Width Low	$0.4 \times t_{LxCLK\_Rx}$	$0.6 \times t_{LxCLK\ Rx}$	ns
$t_{\mathrm{DIS}}^{-}$	LxDAT7-0 Input Setup	0.6		ns
$t_{ m DIH}$	LxDAT7-0 Input Hold	0.6		ns
Switching Cha	racteristics			
$t_{CONNV}$	Connectivity Pulse Valid	0	$2.5 \times t_{LxCLK\_Rx}$	ns
$t_{CONNOW}$	Connectivity Pulse Output Width	$1.5 \times t_{LxCLK\_Rx}$		ns

 $<sup>^1\</sup>mathrm{The}$  link clock ratio (LR) is 2, 3, 4, or 8 as set by the SPD bits in the LCTLx register.  $^2\mathrm{The}$  formula for this parameter applies when LR is 2.

<sup>&</sup>lt;sup>3</sup>The formula for this parameter applies when LR is 3, 4, or 8.




Figure 12. Link Ports-Receive

Table 22. Link Ports-Token Switch, Token Master

Parameter		Min	Max	Unit
Timing Requ	irements Token Request Input Width	$5.0 \times t_{LxCLK\_Rx}$		ns
t <sub>TKRQ</sub>	Token Request from Token Enable <sup>1</sup>	LAGEN_IM	$3.0 \times t_{LxCLK\_Tx}$	ns
Switching Ch	haracteristics			
t <sub>TKENO</sub>	Token Switch Enable Output Token Request Output Width <sup>2</sup>	$8.0 \times t_{LXCLK\_TX}$		ns ns
t <sub>TKENO</sub> t <sub>REQO</sub>	Token Request Output Width <sup>2</sup>	$6.0 \times t_{LxCLK\_Tx}$ $6.0 \times t_{LxCLK\_Tx}$		

<sup>&</sup>lt;sup>1</sup>For guaranteeing token switch during token enable.

<sup>&</sup>lt;sup>2</sup>LxCLKOUT shows both possible responses to the token request: [1] a "Token Grant" (LxCLKOUT remains high), and [2] a "Token Regret" (LxCLKOUT goes low).




Figure 13. Link Ports-Token Switch, Token Master

Table 23. Link Ports-Token Switch, Token Requester

Parameter		Min	Max	Unit
Timing Requi	rements			
t <sub>TKENI</sub> Î	Token Switch Enable Input	$8.0 \times t_{LxCLK\_Rx}$		ns
Switching Ch	aracteristics			
$t_{REQO}$	Token Request Output Width <sup>2</sup>	$6.0 \times t_{LxCLK\_Rx}$		ns

 $<sup>^{1}</sup>$ Required whenever there is a break in transmission.

<sup>&</sup>lt;sup>2</sup>LxCLKOUT shows both possible responses to the token request: [1] a "Token Grant" (LxCLKOUT remains high), and [2] a "Token Regret" (LxCLKOUT goes low).




Figure 14. Link Ports-Token Switch, Token Requester

REV. 0 –27–

## **Output Drive Currents**

Figure 15 through Figure 22 show typical I–V characteristics for the output drivers of the ADSP-TS101S. The curves in these diagrams represent the current drive capability of the output drivers as a function of output voltage over the range of drive strengths.




Figure 15. Typical Drive Currents at Strength 0




Figure 16. Typical Drive Currents at Strength 1

## Power Dissipation

Total power dissipation has two components, one due to internal circuitry ( $I_{DD}$ ) and one due to the switching of external output drivers ( $I_{DD\_IO}$ ).

For details on internal and external power calculation issues including: power vector definitions, current usage descriptions, and formulas, see the *EE-169: Estimating Power for the ADSP-TS101S* on the Analog Devices website—use site search on "EE-169" (www.analog.com). This document is updated regularly to keep pace with silicon revisions.




Figure 17. Typical Drive Currents at Strength 2




Figure 18. Typical Drive Currents at Strength 3




Figure 19. Typical Drive Currents at Strength 4

-28- REV. 0




Figure 20. Typical Drive Currents at Strength 5




Figure 21. Typical Drive Currents at Strength 6




Figure 22. Typical Drive Currents at Strength 7

### **Test Conditions**

The test conditions for timing parameters appearing in Table 19 on Page 23 include output disable time, output enable time, and capacitive loading. The timing specifications for the DSP apply for the voltage reference levels in Figure 23.



Figure 23. Voltage Reference Levels for AC Measurements (Except Output Enable/Disable)




Figure 24. Output Enable/Disable

### Output Disable Time

Output pins are considered to be disabled when they stop driving, go into a high impedance state, and start to decay from their output high or low voltage. The time for the voltage on the bus to decay by  $\Delta V$  is dependent on the capacitive load,  $C_L$  and the load current,  $I_L$ . This decay time can be approximated by the following equation:

$$t_{DECAY} = \frac{C_L \Delta V}{I_I}$$

The output disable time  $t_{DIS}$  is the difference between  $t_{MEASURED\_DIS}$  and  $t_{DECAY}$  as shown in Figure 24. The time  $t_{MEASURED\_DIS}$  is the interval from when the reference signal switches to when the output voltage decays  $\Delta V$  from the measured output high or output low voltage. The  $t_{DECAY}$  value is calculated with test loads  $C_L$  and  $I_L$ , and with  $\Delta V$  equal to 0.5 V.

## Output Enable Time

Output pins are considered to be enabled when they have made a transition from a high impedance state to when they start driving. The time for the voltage on the bus to ramp by  $\Delta V$  is dependent on the capacitive load,  $C_L$ , and the drive current,  $I_D$ . This ramp time can be approximated by the following equation:

$$t_{RAMP} = \frac{C_L \Delta V}{I_D}$$

REV. 0 –29–

The output enable time  $t_{\text{ENA}}$  is the difference between  $t_{\text{MEASURED\_ENA}}$  and  $t_{RAMP}$  as shown in Figure 24. The time  $t_{\text{MEASURED\_ENA}}$  is the interval from when the reference signal switches to when the output voltage ramps  $\Delta V$  from the measured three-stated output level. The  $t_{RAMP}$  value is calculated with test load  $C_L$ , drive current  $I_D$ , and with  $\Delta V$  equal to 0.5 V.

## Capacitive Loading

Output valid and hold are based on standard capacitive loads: 30 pF on all pins (see Figure 25). The delay and hold specifications given should be derated by a drive strength related factor for loads other than the nominal value of 30 pF. Figure 26 through Figure 33 show how output rise time varies with capacitance. Figure 34 graphically shows how output valid varies with load capacitance. (Note that this graph or derating does not apply to output disable delays; see Output Disable Time on Page 29.) The graphs of Figure 26 through Figure 34 may not be linear outside the ranges shown.




Figure 25. Equivalent Device Loading for AC Measurements (Includes All Fixtures)




Figure 26. Typical Output Rise and Fall Time (10%–90%,  $V_{DD\_IO}$  = 3.3 V) vs. Load Capacitance at Strength 0




Figure 27. Typical Output Rise and Fall Time (10%–90%,  $V_{DD\ IO}$  = 3.3 V) vs. Load Capacitance at Strength 1




Figure 28. Typical Output Rise and Fall Time (10%–90%,  $V_{DD\ IO}$  = 3.3 V) vs. Load Capacitance at Strength 2




Figure 29. Typical Output Rise and Fall Time (10%–90%,  $V_{DD\ IO}$  = 3.3 V) vs. Load Capacitance at Strength 3

-30- REV. 0




Figure 30. Typical Output Rise and Fall Time (10%–90%,  $V_{\rm DD\ IO}$  = 3.3 V) vs. Load Capacitance at Strength 4




Figure 31. Typical Output Rise and Fall Time (10%–90%,  $V_{DD\ IO} = 3.3\ V$ ) vs. Load Capacitance at Strength 5




Figure 32. Typical Output Rise and Fall Time (10%–90%,  $V_{DD\_IO} = 3.3~V$ ) vs. Load Capacitance at Strength 6




Figure 33. Typical Output Rise and Fall Time (10%–90%,  $V_{\rm DD\ IO}$  = 3.3 V) vs. Load Capacitance at Strength 7




Figure 34. Typical Output Valid ( $V_{DD\_IO} = 3.3 \text{ V}$ ) vs. Load Capacitance at Max Case Temperature and Strength 0–7<sup>1</sup>

<sup>1</sup>The line equations for the output valid versus load capacitance are:

Strength 0: y = 0.0956x + 3.5662Strength 1: y = 0.0523x + 3.2144Strength 2: y = 0.0433x + 3.1319Strength 3: y = 0.0391x + 2.9675

Strength 4: y = 0.0393x + 2.7653Strength 5: y = 0.0373x + 2.6515

Strength 6: y = 0.0379x + 2.1206

Strength 7: y = 0.0399x + 1.9080

REV. 0 –31–

## **Environmental Conditions**

The ADSP-TS101S is rated for performance over the extended commercial temperature range,  $T_{CASE} = -40^{\circ}\text{C}$  to +85°C.

### Thermal Characteristics

The ADSP-TS101S is packaged in a 19 mm  $\times$  19 mm and 27 mm  $\times$  27 mm Plastic Ball Grid Array (PBGA). The ADSP-TS101S is specified for a case temperature ( $T_{CASE}$ ). To ensure that the  $T_{CASE}$  data sheet specification is not exceeded, a heat sink and/or an air flow source may be used. See Table 24 and Table 25 for thermal data.

Table 24. Thermal Characteristics for 19 mm  $\times$  19 mm Package

Parameter	Condition	Typical	Unit
$\theta_{JA}^{-1}$	$Airflow^2 = 0 \text{ m/s}$	16.6	°C/W
	$Airflow^3 = 1 \text{ m/s}$	14.0	°C/W
	$Airflow^3 = 2 m/s$	12.9	°C/W
$\theta_{ m JC}$	_	6.7	°C/W
$\theta_{ m JB}$	_	5.8	°C/W

 $<sup>^{1}</sup>$ The determination of  $\theta_{JA}$  is system dependent and is based on a number of factors including device power dissipation, package thermal resistance, board thermal characteristics, ambient temperature, and air flow.

Table 25. Thermal Characteristics for 27 mm  $\times$  27 mm Package

Parameter	Condition	Typical	Unit
$\theta_{\mathrm{JA}}^{-1}$	$Airflow^2 = 0 \text{ m/s}$	13.8	°C/W
	$Airflow^3 = 1 m/s$	11.7	°C/W
	$Airflow^3 = 2 \text{ m/s}$	10.8	°C/W
$\theta_{ m JC}$	_	3.1	°C/W
$\theta_{ m JB}$	_	5.9	°C/W

 $<sup>^{1}</sup>$ The determination of  $\theta_{JA}$  is system dependent and is based on a number of factors including device power dissipation, package thermal resistance, board thermal characteristics, ambient temperature, and air flow.

-32- REV. 0

<sup>&</sup>lt;sup>2</sup>Per JEDEC JESD51-2 procedure using a four layer board (compliant with JEDEC JESD51-9).

<sup>&</sup>lt;sup>3</sup>Per SEMI Test Method G38-87 using a four layer board (compliant with JEDEC JESD51-9).

<sup>&</sup>lt;sup>2</sup>Per JEDEC JESD51-2 procedure using a four layer board (compliant with JEDEC JESD51-9).

<sup>&</sup>lt;sup>3</sup>Per SEMI Test Method G38-87 using a four layer board (compliant with JEDEC JESD51-9).

## **484-BALL PBGA PIN CONFIGURATIONS**

Table 26. 484-Ball (19 mm  $\times$  19 mm) PBGA Pin Assignments

Pin		Pin		Pin		Pin		Pin	
No.	Mnemonic	No.	Mnemonic	No.	Mnemonic	No.	Mnemonic	No.	Mnemonic
A1	V <sub>SS</sub>	B1	DATA21	C1	DATA23	D1	DATA24	E1	DATA25
A2	DATA14	B2	DATA18	C2	DATA17	D2	DATA19	E2	DATA22
A3	DATA11	В3	DATA12	C3	DATA15	D3	DATA16	E3	DATA20
A4	DATA8	B4	DATA13	C4	DATA9	D4	$ m V_{DD\_IO}$	E4	$V_{ m DD\_IO}$
A5	DATA4	B5	DATA7	C5	DATA10	D5	$V_{\mathrm{DD}}$	E5	$V_{\mathrm{DD}}$
<b>A</b> 6	DATA1	B6	DATA5	C6	DATA6	D6	$V_{ m DD}$	E6	$V_{ m DD}$
A7	L0DIR	B7	DATA2	C7	DATA3	D7	$V_{\mathrm{DD\_IO}}$	E7	$V_{ m DD\_IO}$
A8	L0CLKIN	B8	NC	C8	DATA0	D8	$V_{\mathrm{DD_{IO}}}$	E8	$V_{\mathrm{DD}}$
<b>A</b> 9	L0DAT6	B9	L0DAT7	C9	L0CLKOUT	D9	$V_{\mathrm{DD_{IO}}}$	E9	$V_{ m DD}$
A10	L0DAT3	B10	L0DAT4	C10	L0DAT5	D10	$V_{\mathrm{DD\_IO}}$	E10	$ m V_{DD}$
A11	L0DAT1	B11	L0DAT0	C11	L0DAT2	D11	$V_{\mathrm{DD\_IO}}$	E11	$V_{ m DD\_IO}$
A12	$V_{SS}$	B12	$V_{SS}$	C12	LCLK_P	D12	$V_{ m DD\_IO}$	E12	$ m V_{DD}$
A13	LCLK_N	B13	$V_{\mathrm{DD\_A}}$	C13	$V_{ss}$	D13	$V_{ m DD\_IO}$	E13	$V_{\mathrm{DD\_IO}}$
A14	$V_{SS\_A}$	B14	$V_{SS\_A}$	C14	$V_{\mathrm{DD\_A}}$	D14	$V_{ m DD\_IO}$	E14	$V_{ m DD}$
A15	SCLK_N	B15	$V_{ss}$	C15	DS0	D15	$V_{\mathrm{DD\_IO}}$	E15	$V_{ m DD\_IO}$
A16	SCLK_P	B16	DS1	C16	DS2	D16	$V_{ m DD}$	E16	$V_{ m DD}$
A17	CONTROLIMP2	B17	CONTROLIMP0	C17	$V_{ m REF}$	D17	$V_{ m DD\_IO}$	E17	$V_{\mathrm{DD\_IO}}$
A18	CONTROLIMP1	B18	DMAR2	C18	TRST	D18	$V_{ m DD}$	E18	$V_{ m DD\_IO}$
A19	RESET	B19	DMAR0	C19	DMAR3	D19	$V_{ m DD\_IO}$	E19	$V_{\rm DD\_IO}$
A20	DMAR1	B20	TMS	C20	TCK	D20	TDO	E20	BM
A21	EMU	B21	TDI	C21	ĪRQ3	D21	ĪRQ2	E21	BMS
A22	$V_{SS}$	B22	ĪRQ1	C22	ĪRQ0	D22	LCLKRAT1	E22	LCLKRAT2
F1	DATA29	G1	L3DAT1	H1	L3DAT2	J1	L3DAT5	K1	L3CLKOUT
F2	DATA30	G2	DATA28	H2	L3DAT0	J2	L3DAT3	K2	L3DAT7
F3	DATA26	G3	DATA27	H3	DATA31	J3	L3DAT4	K3	L3DAT6
F4	$V_{ m DD\_IO}$	G4	$V_{ m DD}$	H4	$V_{ m DD}$	J4	$V_{ m DD\_IO}$	K4	$V_{\mathrm{DD\_IO}}$
F5	$V_{ m DD\_IO}$	G5	$V_{ m DD}$	H5	$V_{ m DD}$	J5	$V_{ m DD\_IO}$	K5	$V_{ m DD\_IO}$
F6	$V_{SS}$	G6	$V_{SS}$	H6	$V_{SS}$	J6	$V_{SS}$	K6	$V_{SS}$
F7	$V_{SS}$	G7	$V_{SS}$	H7	$V_{SS}$	J7	$V_{SS}$	K7	$V_{SS}$
F8	$V_{SS}$	G8	$V_{SS}$	H8	$V_{SS}$	J8	$V_{ss}$	K8	$V_{SS}$
F9	$V_{SS}$	G9	$V_{SS}$	H9	$V_{SS}$	<b>J</b> 9	$V_{ss}$	K9	$V_{SS}$
F10	$V_{SS}$	G10	$V_{SS}$	H10	$V_{SS}$	J10	$V_{SS}$	K10	$V_{SS}$
F11	$V_{SS}$	G11	$V_{SS}$	H11	$V_{SS}$	J11	$V_{ss}$	K11	$V_{SS}$
F12	$V_{SS}$	G12	$V_{SS}$	H12	$V_{SS}$	J12	$V_{SS}$	K12	$V_{SS}$
F13	$V_{SS}$	G13	$V_{SS}$	H13	$V_{SS}$	J13	$V_{SS}$	K13	$V_{ss}$
F14	$V_{SS}$	G14	$V_{SS}$	H14	$V_{SS}$	J14	$V_{SS}$	K14	$V_{ss}$
F15	$V_{SS}$	G15	$V_{SS}$	H15	$V_{SS}$	J15	$V_{SS}$	K15	$V_{SS}$
F16	V <sub>SS</sub>	G16	V <sub>SS</sub>	H16	V <sub>SS</sub>	J16	V <sub>SS</sub>	K16	
F17	$V_{DD}$	G17	$V_{SS}$	H17	$V_{SS}$	J17	$V_{SS}$	K17	$V_{ss}$
F18	$V_{\mathrm{DD_{IO}}}$	G18	$V_{DD}$	H18	$V_{\mathrm{DD_{IO}}}$	J18	$V_{ m DD}$	K18	$V_{ m DD}$
F19	V <sub>DD_IO</sub>	G19	V <sub>DD_IO</sub>	H19	V <sub>DD_IO</sub>	J19	$V_{\rm DD\_IO}$	K19	V <sub>DD_IO</sub>
F20	LCLKRAT0	G20	FLAG3	H20	FLAG1	J20	ID0		IOEN
F21	SCLKFREQ	G21	BUSLOCK	H21	FLAG2	J21	ID2		FLYBY
F22	TMR0E	G22	FLAG0	H22	ID1	J22	MSH	K22	WRL

REV. 0 -33-

Table 26. 484-Ball (19 mm  $\times$  19 mm) PBGA Pin Assignments (continued)

Pin		Pin		Pin		Pin		Pin	
No.	Mnemonic	No.	Mnemonic	No.	Mnemonic	No.	Mnemonic	No.	Mnemonic
L1	L3CLKIN	M1	L1DAT0	N1	L1DAT3	P1	L1DAT4	R1	L1DAT6
L2	NC	M2	L1DAT2	N2	L1DAT5	P2	L1CLKOUT	R2	DATA32
L3	L3DIR	M3	L1DAT1	N3	L1DAT7	P3	L1CLKIN	R3	DATA33
L4	$V_{\mathrm{DD_{IO}}}$	M4	$V_{\mathrm{DD_{IO}}}$	N4	$V_{\mathrm{DD\_IO}}$	P4	$V_{DD\_IO}$	R4	$V_{\mathrm{DD_{IO}}}$
L5	$V_{ m DD}$	M5	$V_{SS}$	N5	$V_{\mathrm{DD_{IO}}}$	P5	$V_{\mathrm{DD}}$	R5	$\mathbf{V}_{\mathrm{DD}}$
L6	$V_{SS}$	M6	$V_{SS}$	N6	$V_{SS}$	P6	$V_{SS}$	R6	$V_{SS}$
L7	$V_{SS}$	M7	$V_{SS}$	N7	$V_{SS}$	P7	$V_{ss}$	R7	$V_{SS}$
L8	$V_{SS}$	M8	$V_{SS}$	N8	$V_{SS}$	P8	$V_{SS}$	R8	$V_{SS}$
L9	$V_{SS}$	M9	$V_{SS}$	N9	$V_{SS}$	P9	$V_{SS}$	R9	$V_{SS}$
L10	$V_{SS}$	M10	$V_{SS}^{SS}$	N10	$V_{ss}$	P10	$V_{ss}$	R10	$V_{ss}$
L11	$V_{SS}$	M11	$V_{SS}$	N11	$V_{SS}$	P11	$V_{SS}$	R11	$V_{SS}$
L12	$V_{SS}$	M12	$V_{SS}$	N12	$V_{ss}$	P12	$V_{SS}$	R12	$V_{SS}$
L13	$V_{SS}$	M13	$V_{SS}$	N13	$V_{SS}$	P13	$V_{ss}$	R13	$V_{SS}$
L14	$V_{SS}$	M14	$V_{SS}$	N14	$V_{SS}$	P14	$V_{SS}$	R14	$V_{SS}$
L15	$V_{SS}$	M15	$V_{SS}$	N15	$V_{SS}$	P15	$V_{SS}$	R15	$V_{SS}$
L16	$V_{SS}$	M16	$V_{SS}$	N16	$V_{ss}$	P16	$V_{SS}$	R16	$V_{ss}$
L17	$V_{SS}$	M17	$V_{SS}$	N17	$V_{SS}$	P17	$V_{SS}$	R17	$V_{SS}$
L18	$V_{\mathrm{DD_{IO}}}$	M18	$V_{\rm DD\_IO}$	N18	$V_{\mathrm{DD}}$	P18	$V_{\mathrm{DD_{IO}}}$	R18	$V_{ m DD}$
L19	$V_{\mathrm{DD_IO}}$	M19	$V_{\mathrm{DD}}$	N19	$V_{\rm DD\_IO}$	P19	$V_{\mathrm{DD\_IO}}$	R19	$V_{\mathrm{DD_{IO}}}$
L20	BRST	M20	HDQM	N20	SDWE	P20	ADDR31	R20	ADDR28
L21	WRH	M21	$\overline{\text{MS0}}$	N21	MSSD	P21	RAS	R21	ADDR29
L22	RD	M22	MS1	N22	LDQM	P22	SDCKE	R22	CAS
T1	L1DIR	U1	NC	V1	DATA34	W1	DATA40	Y1	DATA42
T2	DATA36	U2	DATA38	V2	DATA41	W2	DATA43	Y2	DATA45
Т3	DATA37	U3	DATA39	V3	DATA35	W3	DATA46	Y3	L2DAT5
T4	$V_{ m DD\_IO}$	U4	$V_{ m DD\_IO}$	V4	$V_{ m DD\_IO}$	W4	$ m V_{DD\_IO}$	Y4	DATA48
T5	$V_{\mathrm{DD}}$	U5	$V_{DD}$	V5	$V_{ m DD}$	W5	$V_{\mathrm{DD\_IO}}$	Y5	DATA52
T6	$V_{SS}$	U6	$V_{SS}$	V6	$V_{ m DD}$	W6	$V_{\mathrm{DD\_IO}}$	Y6	DATA58
T7	$V_{SS}$	U7	$V_{SS}$	V7	$V_{\mathrm{DD_{IO}}}$	W7	$V_{\mathrm{DD\_IO}}$	Y7	DATA60
Т8	$V_{SS}$	U8	$V_{SS}$	V8	$V_{ m DD}$	W8	$V_{\mathrm{DD\_IO}}$	Y8	DATA63
Т9	$V_{SS}$	U9	$V_{ss}$	V9	$V_{ m DD}$	W9	$V_{\mathrm{DD\_IO}}$	<b>Y</b> 9	L2DAT4
T10	$V_{SS}$	U10	$V_{SS}$	V10	$V_{ m DD}$	W10	$V_{\mathrm{DD\_IO}}$	Y10	L2CLKOUT
T11	$V_{SS}$	U11	$V_{SS}^{SS}$	V11	$V_{ m DD}$	W11	$V_{\mathrm{DD\_IO}}$	Y11	
T12	$V_{SS}$	U12	$V_{SS}$	V12	$V_{\mathrm{DD_{IO}}}$	W12	$V_{\mathrm{DD\_IO}}$	Y12	BR4
T13	$V_{SS}$	U13	$V_{SS}$	V13	$V_{ m DD}$	W13	$V_{\mathrm{DD_{IO}}}$	Y13	ACK
T14	$V_{SS}$	U14	$V_{SS}$	V14	$V_{SS}$	W14	V <sub>DD IO</sub>		$\overline{\text{CPA}}$
T15	$V_{SS}$	U15	$V_{ss}$	V15	$V_{ m DD}^{ m SS}$	W15	$V_{\mathrm{DD\_IO}}$		ADDR0
T16	$V_{SS}$	U16	$V_{SS}$	V16	$V_{ m DD}$	W16	$V_{\mathrm{DD_{IO}}}$		BR7
T17	$V_{SS}$	U17	$V_{SS}$	V17	$V_{ m DD}$	W17	$V_{\mathrm{DD\_IO}}$		HBG
T18	$V_{DD}$	U18	$V_{DD}$	V18	$V_{ m DD}$	W18	$V_{\mathrm{DD}\_\mathrm{IO}}$		ADDR1
T19	$V_{\mathrm{DD_{IO}}}$	U19	$V_{\mathrm{DD_{IO}}}$	V19	$V_{ m DD\_IO}$	W19	$V_{\mathrm{DD_{IO}}}$	Y19	ADDR11
T20	ADDR23	U20	ADDR30	V20	ADDR14	W20	ADDR12	Y20	ADDR21
T21	ADDR25	U21	ADDR22	V21	ADDR19	W21	ADDR17		ADDR18
T22	ADDR27	U22	ADDR26	V22	ADDR24	W22	ADDR20		ADDR16
	1	1		1	1	<u> </u>		1	


-34- REV. 0

Table 26. 484-Ball (19 mm × 19 mm) PBGA Pin Assignments (continued)

Pin		Pin		Pin		Pin	
No.	Mnemonic	No.	Mnemonic	No.	Mnemonic	No.	Mnemonic
AA1	DATA44	AA12	BR2	AB1	$V_{SS}$	AB12	BR0
AA2	DATA50	AA13	BR6	AB2	DATA53	AB13	BR1
AA3	DATA47	AA14	HBR	AB3	DATA55	AB14	BR3
AA4	DATA49	AA15	DPA	AB4	DATA56	AB15	BR5
AA5	DATA51	AA16	ADDR2	AB5	DATA59	AB16	BOFF
AA6	DATA54	AA17	ADDR5	AB6	DATA62	AB17	ADDR3
AA7	DATA57	AA18	ADDR8	AB7	L2DAT1	AB18	ADDR4
AA8	DATA61	AA19	SDA10	AB8	L2DAT2	AB19	ADDR6
AA9	L2DAT0	AA20	ADDR10	AB9	L2DAT6	AB20	ADDR7
AA10	L2DAT3	AA21	ADDR13	AB10	L2CLKIN	AB21	ADDR9
AA11	L2DAT7	AA22	ADDR15	AB11	L2DIR	AB22	$V_{SS}$

484-Ball PBGA Pin Configurations (Top View, Summary)

Α В 0000000000000 С D Е F  $000 \times 100$ G ○ ○ ○ 田田 ● 000⊞⊞● 000 🛛 🗎 🗨 Κ L  $\circ \circ \circ \boxtimes \boxplus \bullet$ М  $\circ \circ \circ \boxtimes \bullet$ Ν  $\circ \circ \circ \boxtimes \boxtimes \bullet$ 000 🗵 🖽 🗨  $\circ \circ \circ \boxtimes \boxplus \bullet$ т  $\circ \circ \circ \boxtimes \boxplus \bullet \bullet$  $\bigcirc \bigcirc \bigcirc \bigcirc \boxtimes \boxplus \bullet \bullet \bullet$ W 000000000000000000000 AA 000000000000000000000 AB 



TOP VIEW

REV. 0 -35-

## **625-BALL PBGA PIN CONFIGURATIONS**

Table 27. 625-Ball (27 mm  $\times$  27 mm) PBGA Pin Assignments

Pin		Pin		Pin		Pin		Pin	
No.	Mnemonic	No.	Mnemonic	No.	Mnemonic	No.	Mnemonic		Mnemonic
A1	$V_{SS}$	B1	$V_{SS}$	C1	$V_{SS}$	D1	$V_{ss}$	E1	DATA23
A2	DATA17	B2	$V_{SS}$	C2	DATA20	D2	$V_{ss}$	E2	DATA22
A3	DATA14	B3	DATA16	C3	DATA21	D3	DATA19	E3	$V_{SS}$
A4	DATA11	B4	DATA13	C4	DATA18	D4	$V_{ m DD\_IO}$	E4	$ m V_{DD\_IO}$
A5	DATA9	B5	DATA12	C5	DATA15	D5	$V_{\mathrm{DD\_IO}}$	E5	$V_{\mathrm{DD_{IO}}}$
A6	DATA7	B6	DATA10	C6	DATA8	D6	$V_{\mathrm{DD\_IO}}$	E6	$V_{ m DD}$
A7	DATA4	B7	DATA5	C7	DATA6	D7	$V_{\mathrm{DD\_IO}}$	E7	$V_{ m DD}$
A8	DATA1	B8	DATA2	C8	DATA3	D8	$V_{\mathrm{DD\_IO}}$	E8	$V_{ m DD\_IO}$
A9	L0DIR	B9	NC	C9	DATA0	D9	$V_{DD\_IO}$	E9	$V_{\mathrm{DD\_IO}}$
A10	L0DAT7	B10	L0CLKOUT	C10	L0CLKIN	D10	$V_{DD\_IO}$	E10	$V_{ m DD}$
A11	L0DAT4	B11	L0DAT5	C11	L0DAT6	D11	$V_{\mathrm{DD\_IO}}$	E11	$V_{\mathrm{DD}}$
A12	L0DAT1	B12	L0DAT2	C12	L0DAT3	D12	$V_{\mathrm{DD_{IO}}}$	E12	$V_{\mathrm{DD\_IO}}$
A13	LCLK_N	B13	$V_{SS}$	C13	L0DAT0	D13	$V_{\mathrm{DD\_IO}}$	E13	$V_{\mathrm{DD\_IO}}$
A14	LCLK_P	B14	V <sub>SS</sub>	C14	$V_{SS\_A}$	D14	$V_{\mathrm{DD_{IO}}}$	E14	$V_{ m DD}$
A15	$V_{DD\_A}$	B15	$V_{SS\_A}$	C15	V <sub>DD_A</sub>	D15	$V_{\mathrm{DD\_IO}}$	E15	$V_{\mathrm{DD}}$
A16	SCLK_N	B16	SCLK_P	C16	$V_{SS}$	D16	$V_{\mathrm{DD\_IO}}$	E16	$V_{\mathrm{DD_{IO}}}$
A17	V <sub>REF</sub>	B17	V <sub>SS</sub>	C17	DS0	D17	$V_{\mathrm{DD\_IO}}$	E17	$V_{\mathrm{DD\_IO}}$
A18	DS1	B18	DS2	C18	CONTROLIMP0	D18	$V_{\mathrm{DD\_IO}}$	E18	$V_{ m DD}$
A19	CONTROLIMP2	B19	CONTROLIMP1	C19	DMAR1	D19	$V_{\mathrm{DD\_IO}}$	E19	$V_{ m DD}$
A20	RESET	B20	DMAR3	C20	TDI	D20	${ m V}_{ m DD\_IO}$	E20	$V_{\mathrm{DD\_IO}}$
A21	DMAR2	B21	DMAR0	C21	IRQ2	D20	${ m V}_{ m DD\_IO}$	E20	$V_{\mathrm{DD\_IO}}$
A22	EMU	B22	IRQ3	C22	LCLKRAT0	D21	V DD_IO	E21	V DD_IO
A23	TRST	B23	TCK	C23	LCLKRAT1	D23	$\frac{V_{DD\_IO}}{BMS}$	E23	$egin{array}{c} V_{DD\_IO} \ V_{SS} \end{array}$
A24	TMS	B23	IRQ1	C24	IRQ0	D23	V <sub>SS</sub>	E23	SCLKFREQ
A25		B25	TDO	C25	V <sub>ss</sub>	D24		E25	LCLKRAT2
$\frac{K25}{F1}$	V <sub>SS</sub> DATA26	G1	DATA29	H1	L3DAT0	J1	V <sub>SS</sub> L3DAT3	K1	L3DAT6
F2	DATA25	G2	DATA28	H2	DATA31	J2	L3DAT3	K2	L3DAT5
F3	DATA24	G2 G3	DATA27	H3	DATA31 DATA30	J2 J3	L3DAT2	K3	L3DAT4
F4		G4		H4		J4		K4	
F5	$V_{ m DD\_IO}$	G5	$V_{ m DD\_IO}$	H5	$V_{ m DD\_IO}$	J4 J5	$V_{ m DD\_IO}$	K5	$V_{\rm DD\_IO}$
	$V_{ m DD\_IO}$		$V_{ m DD}$		$V_{ m DD}$		$V_{ m DD\_IO}$		$V_{ m DD\_IO}$
F6 F7	$V_{ m DD}$	G6 G7	$V_{ m DD}$	H6 H7	$V_{ m DD}$	J6	$V_{ m DD}$	K6 K7	$V_{ m DD}$
	$V_{ m DD}$		$V_{SS}$	1	$V_{SS}$	J7	$V_{SS}$		$V_{SS}$
F8	$V_{ m DD}$	G8 G9	$V_{SS}$	H8	$V_{SS}$	J8	$V_{SS}$	K8	$V_{SS}$
F9	$V_{ m DD}$		$V_{SS}$	H9	$V_{SS}$	J9	$V_{SS}$	K9	$V_{SS}$
F10	$V_{ m DD}$	G10	$V_{SS}$	H10	$V_{SS}$	J10	$V_{SS}$	K10	$V_{SS}$
F11	$V_{ m DD}$	G11	$V_{SS}$	H11	$V_{SS}$	J11	$V_{SS}$	K11	$V_{SS}$
F12	$V_{ m DD}$	G12	$V_{SS}$	H12	$V_{SS}$	J12	$V_{SS}$	K12	$V_{SS}$
F13	$V_{ m DD}$	G13	$V_{SS}$	H13	V <sub>SS</sub>	J13	$V_{SS}$	K13	$V_{SS}$
F14	$V_{ m DD}$	G14	V <sub>SS</sub>	H14	V <sub>SS</sub>	J14	$V_{SS}$	K14	$V_{SS}$
F15	$V_{ m DD}$	G15	$V_{SS}$	H15	V <sub>SS</sub>	J15	$V_{SS}$	K15	$V_{SS}$
F16	$V_{ m DD}$	G16	V <sub>SS</sub>	H16	V <sub>SS</sub>	J16	$V_{ss}$	K16	$V_{SS}$
F17	$V_{ m DD}$	G17	V <sub>SS</sub>	H17	V <sub>SS</sub>	J17	V <sub>SS</sub>	K17	$V_{SS}$
F18	$V_{ m DD}$	G18	V <sub>ss</sub>	H18	V <sub>SS</sub>	J18	$V_{SS}$	K18	$V_{SS}$
F19	$V_{ m DD}$	G19	V <sub>SS</sub>	H19	V <sub>SS</sub>	J19	$V_{SS}$	K19	$V_{SS}$
F20	$V_{DD}$	G20	$V_{DD}$	H20	$V_{DD}$	J20	$V_{DD}$	K20	$V_{DD}$
F21	$V_{DD}$	G21	$V_{DD}$	H21	$V_{\mathrm{DD_{IO}}}$	J21	$V_{ m DD\_IO}$	K21	$V_{ m DD}$
F22	$\underline{\mathbf{V}_{\mathrm{DD\_IO}}}$	G22	$V_{\mathrm{DD\_IO}}$	H22	$V_{\mathrm{DD\_IO}}$	J22	$ m V_{DD\_IO}$	K22	$V_{ m DD\_IO}$
F23	BM	G23	FLAG3	H23	FLAG0	J23	ID0	K23	NC
F24	BUSLOCK	G24 G25	FLAG2	H24	ID2	J24	NC	K24	NC
F25	TMR0E		FLAG1	H25	ID1	J25	NC	K25	NC

-36- REV. 0

Table 27. 625-Ball (27 mm × 27 mm) PBGA Pin Assignments (continued)


Pin No.	Mnemonic	Pin No.	Mnemonic	Pin No.	Mnemonic	Pin No.	Mnemonic	Pin	Mnemonic
L1 L2	L3CLKIN	M1 M2	L1DAT0 NC	N1 N2	L1DAT2 NC	P1 P2	L1DAT5 L1DAT4	R1 R2	L1CLKOUT
L2 L3	L3CLKOUT L3DAT7	M3	L3DIR	N3	L1DAT1	P3	L1DAT4 L1DAT3	R3	L1DAT7 L1DAT6
L3	$V_{DD\_IO}$	M4	$V_{DD\_IO}$	N4	$V_{DD\_IO}$	P4	$V_{DD\_IO}$	R4	$V_{DD\_IO}$
L5	$egin{array}{c} V_{ m DD\_IO} \ V_{ m DD} \end{array}$	M5	$egin{array}{c} V_{ m DD\_IO} \ V_{ m DD} \end{array}$	N5	V <sub>DD_IO</sub>	P5	${ m V}_{ m DD\_IO}$	R5	$V_{ m DD\_IO}$
L6	$oldsymbol{ m V}_{ m DD}$	M6	$V_{\mathrm{DD}}$	N6	$V_{\mathrm{DD}}$	P6	$V_{DD}$	R6	$V_{\mathrm{DD}}$
L7	$V_{SS}$	M7	$V_{SS}$	N7	$V_{SS}$	P7	$V_{SS}$	R7	$V_{SS}$
L8	$V_{SS}$	M8	V <sub>SS</sub>	N8	V <sub>SS</sub>	P8	$V_{SS}$	R8	$V_{SS}$
L9	$V_{SS}$	M9	$V_{SS}$	N9	$V_{SS}$	P9	$V_{SS}$	R9	$V_{SS}$
L10	$V_{SS}$	M10	$V_{SS}$	N10	$V_{SS}$	P10	$V_{ss}$	R10	$V_{SS}$
L11	$V_{SS}$	M11	$V_{SS}$	N11	$V_{SS}$	P11	$V_{ss}$	R11	$V_{SS}$
L12	$V_{SS}$	M12	$V_{ss}$	N12	$V_{ss}$	P12	$V_{ss}$	R12	$V_{SS}$
L13	$V_{SS}$	M13	$V_{SS}$	N13	$V_{SS}$	P13	$V_{ss}$	R13	$V_{SS}$
L14	$V_{SS}$	M14	$V_{SS}$	N14	$V_{SS}$	P14	$V_{ss}$	R14	$V_{SS}$
L15	$V_{ss}$	M15	$V_{ss}$	N15	$V_{ss}$	P15	$V_{ss}$	R15	$V_{ss}$
L16	$V_{ss}$	M16	$V_{ss}$	N16	$V_{ss}$	P16	$V_{ss}$	R16	$V_{ss}$
L17	$V_{ss}$	M17	$V_{ss}$	N17	$V_{ss}$	P17	$V_{ss}$	R17	$V_{ss}$
L18	$V_{ss}$	M18	$V_{ss}$	N18	$V_{SS}$	P18	$V_{SS}$	R18	$V_{SS}$
L19	$V_{ss}$	M19	$V_{SS}$	N19	$V_{SS}$	P19	$V_{SS}$	R19	$V_{ss}$
L20	$ m V_{DD}$	M20	$V_{ m DD}$	N20	$V_{DD}$	P20	$V_{ m DD}$	R20	$V_{ m DD}$
L21	$V_{ m DD}$	M21	$V_{\mathrm{DD\_IO}}$	N21	$V_{\mathrm{DD\_IO}}$	P21	$V_{ m DD}$	R21	$V_{ m DD}$
L22	$ m V_{DD\_IO}$	M22	$ m V_{DD\_IO}$	N22	$ m V_{DD\_IO}$	P22	$\underline{V}_{DD\_IO}$	R22	$V_{ m DD\_IO}$
L23	NC	M23	IOEN	N23	WRH	P23	MS1	R23	LDQM
L24	NC	M24	MSH	N24	WRL	P24	MS0	R24	NC
L25	FLYBY	M25	BRST	N25	RD	P25	HDQM	R25	MSSD
T1	NC	U1	DATA34	V1	DATA37	W1	DATA40	Y1	DATA43
T2	L1DIR	U2	DATA33	V2	DATA36	W2	DATA39	Y2	DATA42
T3	L1CLKIN	U3	DATA32	V3	DATA35	W3	DATA38	Y3	DATA41
T4	$V_{ m DD\_IO}$	U4	$V_{ m DD\_IO}$	V4	$V_{\mathrm{DD_{IO}}}$	W4	$V_{\mathrm{DD_{IO}}}$	Y4	$V_{\mathrm{DD_{IO}}}$
T5	$V_{ m DD}$	U5	$V_{ m DD\_IO}$	V5	$V_{\mathrm{DD_{IO}}}$	W5	$V_{ m DD}$	Y5	$V_{ m DD}$
T6	$V_{ m DD}$	U6	$V_{ m DD}$	V6	$V_{ m DD}$	W6	$V_{ m DD}$	Y6	$V_{ m DD}$
T7	$V_{SS}$	U7	V <sub>SS</sub>	V7	$V_{SS}$	W7	$V_{SS}$	Y7	$V_{ m DD}$
T8	$V_{SS}$	U8	$V_{SS}$	V8	$V_{SS}$	W8	$V_{SS}$	Y8	$V_{ m DD}$
T9	$V_{SS}$	U9	$V_{SS}$	V9	$V_{SS}$	W9	$V_{SS}$	Y9	$V_{ m DD}$
T10	$V_{SS}$	U10 U11	$V_{SS}$	V10 V11	$V_{SS}$	W10	$V_{SS}$	Y10 Y11	$V_{ m DD}$
T11 T12	$V_{SS}$	U12	$V_{SS}$	V11 V12	$V_{SS}$	W11 W12	$V_{SS}$	Y12	$V_{ m DD}$
T13	$egin{array}{c} V_{SS} \ V_{SS} \end{array}$	U13	$V_{SS}$	V12 V13	$V_{SS}$	W12	$V_{SS}$	Y13	$V_{ m DD}$
T14	$egin{array}{c} oldsymbol{V_{SS}} \ oldsymbol{V_{SS}} \end{array}$	U14	$egin{array}{c} V_{SS} \ V_{SS} \end{array}$	V13	$V_{SS}$	W14	$egin{array}{c} V_{SS} \ V_{SS} \end{array}$	Y14	$egin{array}{c} V_{ m DD} \ V_{ m DD} \end{array}$
T15	$egin{array}{c} oldsymbol{V_{SS}} \ oldsymbol{V_{SS}} \end{array}$	U15	$egin{array}{c} V_{SS} \ V_{SS} \end{array}$	V14 V15	$egin{array}{c} V_{SS} \ V_{SS} \end{array}$	W15	$V_{SS}$	Y15	$egin{array}{c} oldsymbol{V}_{ ext{DD}} \ oldsymbol{V}_{ ext{DD}} \end{array}$
T16	${ m V}_{ m SS}$	U16	$V_{SS}$	V15	$V_{SS}$	W16	$V_{SS}$	Y16	$V_{ m DD}$
T17	$V_{SS}$	U17	V <sub>SS</sub>	V17	$V_{SS}$	W17	V <sub>SS</sub>	Y17	$V_{\mathrm{DD}}$
T18	$V_{SS}$	U18	V <sub>SS</sub>	V18	$V_{SS}$	W18	$V_{SS}$	Y18	$V_{ m DD}$
T19	$V_{SS}$	U19	V <sub>SS</sub>	V19	V <sub>SS</sub>	W19	$V_{SS}$	Y19	$V_{\mathrm{DD}}$
T20	$ m V_{DD}$	U20	$V_{ m DD}$	V20	$V_{\mathrm{DD}}$	W20	$V_{DD}$	Y20	$V_{\mathrm{DD}}$
T21	$V_{\mathrm{DD_{IO}}}$	U21	$V_{\mathrm{DD_{IO}}}$	V21	$V_{ m DD}$	W21	$ m V_{DD}$	Y21	$V_{\mathrm{DD\_IO}}$
T22	$V_{\mathrm{DD_IO}}$	U22	$V_{DD\_IO}$	V21	$V_{\mathrm{DD_{IO}}}$	W21	$V_{\mathrm{DD\_IO}}$	Y22	$V_{\mathrm{DD_{IO}}}$
T23	SDCKE	U23	CAS	V23	ADDR31	W23	ADDR28	Y23	ADDR26
T24	NC	U24	NC	V24	ADDR30	W24	NC	Y24	ADDR25
T25	SDWE	U25	RAS	V25	ADDR29	W25	ADDR27	Y25	ADDR24
		1		1	1	1			

REV. 0 -37-

Table 27. 625-Ball (27 mm × 27 mm) PBGA Pin Assignments (continued)

Pin		Pin		Pin		Pin		Pin	
No.	Mnemonic	No.	Mnemonic	No.	Mnemonic	No.	Mnemonic	No.	Mnemonic
AA1	DATA46	AB1	DATA49	AC1	$V_{SS}$	AD1	V <sub>SS</sub>	AE1	$V_{SS}$
AA2	DATA45	AB2	DATA48	AC2	$V_{SS}$	AD2	$V_{ss}$	AE2	$V_{SS}$
AA3	DATA44	AB3	DATA47	AC3	DATA50	AD3	$V_{ss}$	AE3	$V_{SS}$
AA4	$V_{ m DD\_IO}$	AB4	$V_{ m DD\_IO}$	AC4	DATA51	AD4	DATA52	AE4	DATA53
AA5	$V_{ m DD\_IO}$	AB5	$V_{DD\_IO}$	AC5	DATA54	AD5	DATA55	AE5	DATA56
AA6	$V_{ m DD\_IO}$		$ m V_{DD\_IO}$	AC6	DATA57	AD6	DATA58	AE6	DATA59
AA7	$V_{ m DD}$	AB7	$ m V_{DD\_IO}$	AC7	DATA60	AD7	DATA61	AE7	DATA62
AA8	$V_{ m DD}$	AB8	$ m V_{DD\_IO}$	AC8	DATA63	AD8	L2DAT0	AE8	L2DAT1
AA9	$V_{ m DD\_IO}$	AB9	$ m V_{DD\_IO}$		L2DAT2		L2DAT3	AE9	L2DAT4
AA10	$V_{ m DD\_IO}$	AB10	$ m V_{DD\_IO}$	AC10	L2DAT5	AD10	L2DAT6	AE10	L2DAT7
AA11			$V_{DD\_IO}$		L2CLKOUT		L2CLKIN		
AA12			$ m V_{DD\_IO}$	AC12	NC	AD12		AE12	
AA13	$V_{ m DD\_IO}$		$V_{ m DD\_IO}$	AC13		AD13		AE13	
	$V_{ m DD\_IO}$		$V_{DD\_IO}$	AC14	BR5	AD14		AE14	BR7
AA15			$ m V_{DD\_IO}$		ACK	AD15		_	BOFF
AA16	$V_{ m DD}$		$V_{ m DD\_IO}$	AC16	HBG	AD16	$\overline{\text{CPA}}$	AE16	DPA
AA17	$V_{ m DD\_IO}$		$V_{DD\_IO}$		ADDR0	AD17	ADDR1	AE17	ADDR2
AA18	$V_{ m DD\_IO}$	AB18	$ m V_{DD\_IO}$		ADDR3		ADDR4	AE18	ADDR5
AA19			$V_{ m DD\_IO}$		ADDR6		ADDR7	AE19	ADDR8
AA20			$V_{DD\_IO}$	AC20	ADDR9	AD20	SDA10	AE20	ADDR10
AA21	$V_{ m DD\_IO}$	AB21	$ m V_{DD\_IO}$		ADDR11		ADDR12	AE21	ADDR13
AA22	$ m V_{DD\_IO}$	AB22	$V_{ m DD\_IO}$	AC22	ADDR14		ADDR15	AE22	$V_{SS}$
AA23	ADDR23		ADDR20	AC23	$V_{SS}$	AD23		AE23	$V_{SS}$
AA24	ADDR22		ADDR19		ADDR17	AD24		AE24	
AA25	ADDR21	AB25	ADDR18	AC25	ADDR16	AD25	$V_{ss}$	AE25	$V_{SS}$

### 625-Ball PBGA Pin Configurations (Top View, Summary)




-38- REV. 0

### **OUTLINE DIMENSIONS**


The ADSP-TS101S is available in a 19 mm  $\times$  19 mm, 484-ball PBGA package with 22 rows of balls (B-484); the DSP also is available in a 27 mm  $\times$  27 mm, 625-ball PBGA package with 25 rows of balls (B-625).

## 484-Ball PBGA (B-484)



REV. 0 -39-

## 625-Ball PBGA (B-625)



- IDEAL POSITION RELATIVE TO THE PACKAGE EDGES.
- IDEAL POSITION RELATIVE TO THE BALL GRID.
- 4. CENTER DIMENSIONS ARE NOMINAL.
- 5. THIS PACKAGE COMPLIES WITH THE JEDEC MS-034 SPECIFICATION, BUT USES TIGHTER TOLERANCES THAN THE MAXIMUMS ALLOWED IN THAT SPECIFICATION.

## **ORDERING GUIDE**

Part Number <sup>1, 2, 3, 4</sup>	Temperature Range (Case)	Core Clock (CCLK) Rate <sup>5</sup>	On-chip SRAM	Operating Voltage	Package
ADSP-TS101SAB1-000	−40°C to +85°C	250 MHz	6M Bit	$1.2~\mathrm{V_{DD}}$	$(B-625)^6$
				$3.3~\mathrm{V}_{\mathrm{DD_{IO}}}$	_
ADSP-TS101SAB2-000	−40°C to +85°C	250 MHz	6M Bit	$1.2 V_{\mathrm{DD}}$	$(B-484)^7$
				$3.3  \mathrm{V}_{\mathrm{DD, 10}}$	

<sup>&</sup>lt;sup>1</sup>S indicates 1.2 and 3.3 V supplies.

DETAIL A

<sup>&</sup>lt;sup>2</sup>A indicates –40°C to +85°C temperature.

<sup>&</sup>lt;sup>3</sup>B = Plastic Ball Grid Array (PBGA) package.

 $<sup>^4</sup>$ 1-000 indicates B-625 package and 250 MHz speed grade, and 2-000 indicates B-484 package and 250 MHz speed grade.

<sup>&</sup>lt;sup>5</sup>The instruction rate runs at the internal DSP clock (CCLK) rate.

 $<sup>^6</sup>$ The B-625 package measures 27 mm  $\times$  27 mm.

 $<sup>^7 \</sup>text{The B-484}$  package measures 19 mm  $\times$  19 mm.