


AK2342A

CTCSS Encoder/Decoder (with Scrambler)

Features

- □ Encoder/decoder for CTCSS (Continuous Tone Controlled Squelch System).
 □ Programmable for up to 50 frequencies.
 □ Integrated voice signal circuits for emphasis, a limiter, splatter filter, etc.
 □ Integrated scrambler for privacy.
 □ Integrated tone signal elimination filter.
 □ Can be linked with a DCS (Digitally Coded Squelch) system.
 □ Power down function.
 □ Integrated oscillator circuit (3.6864 MHz) using a crystal oscillator.
 □ Control register controlled through a serial interface.
 □ Low voltage operation CNOS (1.8 ~ 5.5 V)
 □ A compact plastic package 48 Pin SQFP
- Pin Arrangement




0046-E-01



1994/10

-- 0983635 0000973 257 **--**

Block Diagram



0046-E-01

0983635 0000974 193 📟

- 2 -

Description

The AK2342A is an IC which supports CTCSS (Continuous Tone Controlled Squelch System), compatible with the EIA RS-220A standard.

A single tone may be selected from among 50 different frequencies within a range of 67~254 Hz. By sending that tone simultaneously with the voice signal during transmission, and by setting the audio circuit so that it operates only when a tone of that frequency is detected, it is possible to have multiple communications on the same radio frequency. Voice signal filters, a limiter, op-amp, and other circuits are integrated, making it possible to configure a radio base band unit from a single chip.

A scrambler circuit is also included to keep privacy.

Circuit Configuration

Block	Function
AMP1	Operational amplifier for adjusting the transmitting voice signal
	gain and preventing SCF aliasing in subsequent stages. Set the
	gain at 30 dB or lower and the cut-off frequency at about 10 kHz
	by connecting external resistors and capacitors.
AMP2	Operational amplifier for adjusting the receiving voice signal and
	tone signal gain, and preventing SCF aliasing in subsequent
	stages. Set the gain at 30 dB or lower and the cut-off frequency
	at about 10 kHz by connecting external resistors and capacitors.
Pre-emphasis	Circuit which emphasizes the high frequency component of
	transmitting voice signals to improve the modulation signal's S/N.
BPF1	SCF circuit which limits the band of input voice signals to 300~
	3,000 Hz. This prevents voice signals below 300 Hz from having an
	adverse effect on the tone signals during transmitting. The tone
	signal is removed during receiving and only the voice signal is
	output.
DBM	Carrier suppression modulation circuit for scrambler. The carrier
	frequency is 3.339 kHz.
LPF1	Circuit which removes the high frequency component generated by
	the DBM and outputs a low frequency component only. Inverting the
	frequency of the signal input to the DBM.
AMP3	Operational amplifier for adjusting the level of signals input to
	the limiter, and adding the tone signal and voice signal together.
Limiter	An amplitude limiting circuit for the purpose of inhibiting
	frequency shift of the modulation signal. The limit level can be
	adjusted by the DC voltage applied to the LIMLV pin. If the LIMLV
	pin is made open the limit level is a production in the LIMLY
Splatter Filter	pin is made open, the limit level is a predetermined level. A SCF circuit which removes the correct the screen state of the correct the screen state of the screen st
	A SCF circuit which removes the component above 3 kHz included in the limiter output signal.
	1 Tanted Output Signal.

Block	Function
AMP4	An operational amplifier for the purpose of configuring a
	smoothing filter for the transmitting SCF circuit. Set the gain
	at 0 dB and the cut-off frequency at about 10 kHz by connecting
	external resistors and capacitors.
De-emphasis	Circuit which restores signals which were given high frequency
	emphasis by the pre-emphasis circuit to their former level.
Control Register	Circuit which is used to input and store control signals for
İ	switching the CTCSS tone frequency, transmit/receive, etc.
ROM	Circuit which creates dividing ratios supplied to the program
	divider for creating the 50 tone signal frequencies in accordance
	with control signals stored in the control register.
Programmable	Circuit which generates the clock signals required for generating
Divider	and detecting the 50 tone signal frequencies.
Oscillator Circuit	By connecting an external crystal oscillator, resistors and
	capacitors, this circuit can generate a clock frequency of
	3.6864 MHz.
AMP6	Operational amplifier used to adjust the gain of signals input to
	the TSQLPF and in configuring an anti-aliasing filter. If digital
	signals like those generated by a microcontroller or similar
	device are input, a signal which has been band limited by the
•	TSQLPF can be output to TXTONE.
TSQLPF	Programmable filter which converts square waves from the
	programmable divider to sine waves and performs band limitation of
	signals from AMP6 during transmitting. During receiving, it
	extracts the tone signal from the received signals.
AMP7	Operational amplifier which amplifies the tone signal from the
	TSQLFP and applies it to the TSQLIM. The minimum receiving tone
	detection level is set by connecting external resistors and
	capacitors.
TSQLIM	Circuit which performs amplitude limiting of the tone signal.
TSQBPF	Narrow band pass filter for identifying the 50 tone signal
	frequencies. The center frequency is changed by the clock
	frequency from the programmable divider.
DETECT	Circuit which judges if a tone is present or not from the TSQBPF
LOVID	output signal.
AGND	Circuit for generating a reference voltage for internal analog
DIAO ODV	circuits.
BIAS GEN	Circuit which determines the operating current of the operational
1 WDQ	amplifiers used internally.
AMP8	Uncomitted CMOS operational amplifier
COMP	Uncomitted CMOS comparator

Pin/Function

Pin No.	Pin Name	1/0	Function
1	TXINO	0	
1 1	IXINO	U	AMP1 output pin.
2	TXIN	I	This pin can drive a 30kΩ or greater load.
2	IAIN	1 1	Transmitting voice input pin.
1			Inverting input of AMP1. A mic amp can be
1			configured by connecting external resistors and
	AMDD	ļ	capacitors.
3	AMPP	I	AMP8 non-inverting input pin.
4	AMPN	I	AMP8 inverting input pin.
5	AMPO	0	AMP8 output pin.
	0.50.00		This pin can drive a $10k\Omega$ or greater load.
6	SPOUT	0	Splatter filter output pin.
7	MODIN	I	Transmit modulation signal input pin.
			This is the inverting input for AMP4.
			A smoothing filter is configured by connecting
			external resistors and capacitors.
8	MOD	0	Transmit modulation signal input pin.
<u></u>			This pin can drive a 10kΩ or greater load.
9	AVSS		Analog negative power supply pin.
1 0	DEOUT	0	De-emphasis output pin.
1 1	RXAFIN	I	Receiving voice input pin.
			Inverseting input for AMP5. A smoothing filter is
			configured by connecting external resistors and
			capacitors.
1 2	RXAF	0	Receiving voice output pin.
			This pin can drive a 10kΩ or greater load.
1 3	DVDD	_	Digital positive power supply pin.
14	RSTN	I	Reset signal input pin.
			By setting this pin to "L", the internal register
			value, the divider value, etc. are initialized.
			Reset puts the IC to the standby mode.
15	STB	I	Strobe signal input pin for serial data.
16	SCLK	I	Clock input pin for serial data.
17	SDATA	I	Serial data input pin.
			8 bit serial data are input to this pin for setting
	V T N		the operating mode, CTCSS tone frequency, etc.
18	XIN	I	Crystal oscillator connection pins.
19	XOUT	0	By connecting a 3.6864 MHz oscillator across these 2
		ŀ	pins, a reference clock for internal use of the IC
			is created. If an external clock signal is supplied
İ	1		, XOUT is made open and the clock is connected to
			XIN.
2 0	TOUT1	0	Test signal output pin.
2 1	TOUT2	0	These pins are used for LSI testing. Do not connect
			them to anything. During normal operation, no
			signal is output.

0046-E-01

Pin No.	Pin Name	1/0	Function
2 2	DETOUT	0	Tone detect signal output pin. (Open drain output)
		1	In the Receive mode, this pin goes "L" when a tone
			at the frequency set by serial data is detected.
			In the Transmit mode, the impedance at this pin is
			always high.
2 3	COMPO	0	COMP output pin. (Open drain output)
			Comparator output pin.
2 4	DVSS		Digital negative power supply pin.
2 5	COMPN	I	COMP inverting input pin.
2 6	COMPP	I	COMP non-inverting input pin.
2 7	AVDD		Analog positive power supply pin.
28	TSBPFO	0	Tone squelch band pass filter output pin.
			TSQBPF output pin. It extracts and outputs the
			desired tone signal.
2 9	DREF	I	Tone detect level adjust pin.
1		1	This pin determines the tone decoder's threshold
			level when a DC voltage higher than the AGND
			potential is applied to it. Normally, a voltage of
	L		approximately 1.16 V is applied at VDD = 2.0 V.
3 0	TLINO	0	AMP3 output pin.
<u></u>	(D. I. I.).	-	This pin can drive a 10kΩ or greater load.
3 1	TLIN	I	Receiving tone signal input pin.
		·	AMP3 inverting input pin. The minimum detection
			level for the receiving tone is set by connecting
3 2	RXTONE		external resistors and capacitors.
32	KAIUNE	0	Receiving tone signal output pin.
	ļ		TSQLPF output pin. In the Receive mode, the tone
3 3	TXTONE	0	signal is taken from the receiving signal from DEM. Transmit tone signal output pin.
33	IAIUNE		In the Transmit mode, a tone set by serial data is
			output by this pin. In the Receive mode, the AGND
			potential is output. In standby, the impedance at
			this pin goes high. This pin can drive a $10k\Omega$ or
			greater load.
3 4	DCSINO	0	AMP6 output pin.
•			This pin can drive a $30k\Omega$ or greater load.
3 5	DCSIN	I	DCS signal input pin.
		_	AMP6 inverting input pin. DCS signal level
			adjustment is accomplished by connecting external
			resistors and capacitors.
3 6	TAGND	0	Tone squelch system analog ground pin.
			A 1/2 VDD voltage is output as a reference voltage
			for the CTCSS encoder/decoder's analog circuit.
			Connect a capacitor to stabilize the analog ground.
3 7	AGNDIN	I	
3 7	AGNDIN	I	Analog ground input pin. Connect a capacitor to stabilize the analog ground.

0046-E-01

Pin No.	Pin Name	1/0	Function
3 8	BIAS	I	Bias resistor connection pin.
]	Connect a resistor with a value determined by the
			power supply voltage between this pin and VSS.
3 9	AGND	0	Voice system analog ground pin.
			A 1/2 VDD voltage is output as a reference voltage
			for the analog circuitry of the voice filter,
			scrambler circuit, etc.
4 0	RXIN	I	Receiving demodulated signal input pin.
	į		This is the AMP2 inverting input pin. Connect
1			external resistors and capacitors to configure a
			pre-filter.
4 1	RXINO	0	AMP2 output pin.
			This pin can drive a 30kΩ or greater load.
4 2	LIMINO	0	AMP3 output pin.
4 3	LIMIN	I	Limiter input pin.
ĺ			AMP3 inverting input pin. The transmitting voice
			signal applied to this pin through external
			resistors. The transmitting tone signal can also be
			added.
4 4	TXOUT	<u>o</u>	Transmitting voice signal output pin.
4 5	LIMLV	I	Limiter level adjustment pin.
			The limit level can be adjusted by applying the DC
			voltage to this pin. If no connections are made,
4 6	LIMBS	ī	the pre-determined limiter level is set.
* 0	r i Mi p o	1	Limiter level fine adjustment pin.
]			By applying a DC voltage to this pin, fine
1			adjustment of the lower limit limiter level can be
4 7	DBMIN		done and the limiter's symmetry can be adjusted.
4 8	BPFOUT	. 0	Balanced modulator input pin.
. ,			Band pass filter output pin.
			BPF1 output pin. Connected to the DBMIN pin through a capacitor.
L			a capacitur.

0046-E-01

■ 275 P7P0000 2EdE&P0

		_															
Α	þ	s	0	1	u	t	е	Ma	X	i	mum	Ra	t	i	n	g s	3

Parameter	Symbol Symbol	min	max	Units
Power Supply Voltage: (AVDD, DVDD)	VDD	-0.3	7	V
Ground Level	VSS	0	0	V
Input Current(Except power supply pin)	IIN	-10	+10	mA
Analog Input Voltage	VAIN	-0.3	VDD+0.3	V
Digital Input Voltage	V _{DIN}	-0.3	VDD+0.3	V
·	V _{DINO}	-0.3	7	
	Note 2)			
Storage Temperature	Tstg	-55	130	°C

Note: All voltage values are with respect to the VSS pin.

Note 2): Applicable to DETOUT and COMPO.

Caution: If used under conditions which exceed these values, the device may be destroyed and nomal operation cannot be guaranteed under this extremes.

L	Red	commen	ded	Оре	erat	ing	Condit	ions	\neg

Parameter	Symbol	min	typ	max	Unit
Operating Temperature	Ta	-30		70	°C
Power Supply Voltage: R _{BlAS} = 75kΩ	YDD	1.8	2.0	2. 5	γ
(AVDD, DVDD) $R_{B1AS} = 330k \Omega$		4.5	5.0	5. 5	
Analog Reference Voltage	AGND		1/2VDD		V
Current Consumption					
DCS=1.STBY=1 (Mode 0)	Idd0		0.01	0. 1	mA
DCS=0, STBY=1 (Mode 1)	Idd1		3.4	7. 2	
RX/TX=1.STBY=0 (Mode 3)	Idd2		4.6	10	

Note: All voltage values are with respect to the VSS pin.

Digital	<u>C </u>			•		
Digital	C n a	ra (Cte	rıs	tic	S .

1. DC Characteristics


Parameter	Terminal	Symbol	min	typ	max	Units
High Level Input Voltage	(1)	VIH	70%YD+	UJP	1	V
Low Level Input Voltage	(1)	VIL		 	30%VD+	v
High Level Input Current VIH=VD+	(1)	Ітн			10	μA
Low Level Input Current V:L=0V	(1)	IIL	10			μA
Low Level Output Voltage Io. = 0.8mA	(2)	Vol			0.3	V

(1)SDATA, SCLK, STB

(2) DETOUT, COMPO

2. AC Characteristics

Parameter	Symbol	min	typ	max	Units
Master Clock Frequency	fclk		3.6864		MHz
Serial data input timing			0.0007		MUZ
Clock Pulse Width 1	l ta	500			ns
Clock Pulse Width 2	tb	500			
SDATA Set Up time	tc	100			ns
SDATA Hold time	td	100			ns
STROBE Set up time	te	100			ns
STROBE pulse width	tf	100	1 1		ns
STROBE dehold time	tg	100			ns
RESET pulse width	th				ns
RESET cancel time	ti	1.3			μs
digital input rising time.	1	500			ns
digital input falling time	tj			250	ns
argical input railing fime	tk			250	ns



Serial Data Input

0046-E-01

Analog Characteristics

1) TX System

OdBm=0.775Vrms OdBx=-5dBm at AVDD=2V Note 6)

Par	ameter	min	typ	max	Units
Standard Input Level	@TXINO		-10		dBx
Absolute Gain	TXINO→MOD 1kHz Note 1)	-1.5	0	1.5	dB
Maximum Output Level	@LIMINO	0			dBx
Limiter Level	TXINO→MOD 1kHz Note 1)				
	No external R	-9	-8	-7	dBx
	Adjustment range when			-7	
	external R connected				
Noise Level	TXIN→MOD Note 1)			-58	dBm
Transmit Tone Output	Level @TXTONE	-12	-10	-8	dBx
Transmit Tone Frequen	cy Shift @TXTONE	-0.3		+0.3	%
Transmit Tone Distort	ion @TXTONE		-35	-26	dB
DCS Signal Gain	DCS1NO→TXTONE	-2	0	+2	dB
Maximum DCS Signal In	put Level @DCSINO	0			dBx

2) RX System

Parameter	min	typ	max	Units
Standard Input Level @RXINO		-10		dBx
Absolute Gain RXINO→RXAF 1kHz Note 2)	-1.5	0	1.5	dB
Maximum Output Level @RXAF	0			dBx
Noise Level RXINO→RXAF Note 2)			-55	dBm
Receiving Tone Detection Level Note 3) RXINO→DETOUT	-38			dBx
Receiving Tone Nondetection Level Note 4) RXINO-DETOUT			-18	dBx
Receiving Tone Detection Time Note 5) @100Hz			250	ms
RXINO→DETOUT @67Hz			370	ms

3) Operational Amplifiers

	Parameter					max	Units
Gain Error	AMP1~8		60Hz~3.4kHz				
		Gain	0∼30dB	-1	0	1	dB

4) Filter Characteristics

Parameter		min	typ	max	Units
Transmitting Overall Characteristic	250Hz			-40	
(See Fig. 1) TXINO → MOD	300Hz	-13.5		-9.5	
Scrambler bypass with	2.5kHz	5	8. 1	9	dВ
De-emphasis, Relative value	3kHz	5	7. 5	10.5	
When gain at 1kHz is set at 0dB	3.6kHz			-36	
Receiving Overall Characteristic	250Hz			-26	
(See Fig: 2) RXINO → RXAF					
Scrambler bypass with	300Hz	7.5	10	11.5	₫₿
Pre-emphasisz. Relative value	3kHz	-12.5	-10.1	-8. 5	
When gain at 1kHz is set at OdB	3. 6kHz			-40	

- Note 1) With pre-emphasis. Scrambler bypass. Refer to the external circuit example.
- Note 2) With de-emphasis. Scrambler bypass. Refer to the external circuit example.
- Note 3) Frequency shift within + 0.5% Refer to the external circuit example.
- Note 4) Frequency shift within +3.0% (When the TSQBPF Q value is "H") Refer to the external circuit example.
- Note 5) When -20 dBx Refer to the external circuit example. Compatible with the EIA RS-220A $\,$
- Note 6) dBx is standardized so that it can correspond to all voltages between 1.9 \sim 5.5 V. When the voltage is 2 V. 0 dBx = -5 dBm. If we let the voltage be X [V], then 0 dBx = -5 + 20log(X/2) [dBm].

Scrambler Characteristics

Parameter	min	typ	max	Units
Carrier Frequency		3. 339		kHz
Modulated Output Level TXINO→TXOUT Input 1kHz -10dBx Measured Frequency 2.339kHz Note 1)	-12	-10	-8	dBx
High Frequency Rejection Level TXINO→TXOUT Input 1kHz -10dBx Measured Frequency 4.339kHz Note 1)			-50	dBx
Carrier Frequency Leakage Level @TXOUT No Input Measured Frequency 3.339kHz Note 1)			-50	dBx
Original Tone Leakage Level TXINO→TXOUT Input lkHz -10dBx Measured Frequency lkHz Note 1)			-50	dBx

Note 1) With Pre-emphasis and scrambler

□Filter Characteristics




Fig. 1 Transmitting Overall Characteristic




Fig. 2 Receiving Overall Characteristic

0046-E-01

Serial Interface Configuration

The various modes and the CTCSS tone frequency of the AK2342A are set by writing data to the control register from the serial interface pints (SDATA, SCLK, STB). Serial data are configured from two address bits and six data bits, for a total of eight bits.

Register Configuration

Addr	ess	Data							
SA1	SA0	SD5 SD4 SD3 SD2 SD1 SD0							
0	0	Setting of modes and internal switches							
0	1	Setting of the voice signal path							
1	0	Not used							
1	1	Setting of the tone frequency							

Register Map

1) Setting of Modes and Internal Switches

Addı	ess		Data							
SA1	SA0	S D 5	SD4	SD3	SD2	SD1	SDO			
0	0	TST	DCS	RVTN	RXON	RX/TX	STBY			
At R	eset	1	1	1	1	1	1			

Data Name	Function
STBY	Standby mode control. "1": Standby Mode
	"O": Normal Operation
RX/TX	Selects the Transmit "1": Receive Mode
	or Receive mode. "O": Transmit Mode
RXON	Receiving voice "1": On or Off according to the presence of
	signal control. absence of a receiving tone.
	"O": Normally On.
RVTN	Transmit tone phase control. "1": Positive Phase (0°)
	"0": Negative Phase (180°)
DCS	Switches between CTCSS "1": CTCSS Mode
	and DCS. "O": DCS Mode
TST	Test mode control. "1": Normal Operation
	"O": Test Mode

2) Setting of the Voice Signal Path

Addı	ress			Da	ıta	·	
SA1	SA0	SD5	SD4	SD3	SD2	SD1	SD0
0	1 1	-		_	DE	PE	PCONT
At I	Reset			_	1	1	1 7

Data Name		Function
PCONT	Scrambler control.	"1" Bypass
		"0" Scrambler operates.
PΕ	Pre-emphasis circuit control.	"1" Bypass
		"0" Pre-emphasis circuit operates.
DE	De-emphasis circuit control.	"l" Bypass
		"0" De-emphasis circuit operates.

0046-E-01

3) Setting of the Tone Frequency

	Addı	ress			Da	ata			Tone Freque-	TSQBPF
0 0 0 0 1 0 71.9 L 0 0 0 0 1 1 77.0 L 0 0 0 1 0 0 82.5 L 0 0 0 1 0 1 88.5 L 0 0 0 1 1 0 94.8 H 0 0 0 1 1 0 94.8 H 0 0 1 1 1 100.0 H 0 0 1 1 0 0 H 0 0 1 0 0 1 1 0 1 1 0 1 1 1 0 1 1 0 1 1 1 0 1 1 1 0 1 1 1 0 1 1 1 1 1 1			SD5	SD4	SD3	SD2	SD1	SD0	- 3	Q Value
0 0 0 0 1 1 77.0 L 0 0 0 1 0 0 82.5 L 0 0 0 1 0 1 88.5 L 0 0 0 1 1 0 94.8 H 0 0 0 1 1 1 100.0 H 0 0 1 0 0 0 1 100.0 H 0 0 1 0 0 1 107.2 H 0 0 1 0 1 107.2 H 0 0 1 0 1 107.2 H 0 0 1 1 0 110.9 9 H 0 0 1 1 0 1 1 1 1 1 1 1 1 1 1 1	1	1	0	0	0	0	0	1	67.0	L
0 0 0 1 0 0 8 2 . 5 L 0 0 0 0 1 0 1 8 8 . 5 L 0 0 0 1 1 0 9 4 . 8 H 0 0 0 1 1 0 9 4 . 8 H 0 0 0 1 1 1 100.00 H 0 0 1 0 0 1 100.00 H 0 0 1 0 0 1 100.00 H 0 0 1 0 0 1 100.00 H 0 0 1 1 0 1 123.00 H 0 0 1 <t< td=""><td><u> </u></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>71.9</td><td>L</td></t<>	<u> </u>		0	0	0	0	1	0	71.9	L
0 0 0 1 0 1 88.5 L 0 0 0 1 1 0 94.8 H 0 0 0 1 1 1 100.0 0 0 0 1 0 0 0 1 100.0 0 0 0 1 0 0 1 107.2 H 0 0 1 0 1 107.2 H 0 0 1 0 1 10.9 H 0 0 1 1 0 110.9 H 0 0 1 1 0 118.8 H 0 0 1	1		0	0	0		1	1	77.0	L
0 0 0 1 1 0 94.8 H 0 0 0 1 1 1 100.0 0 H 0 0 1 0 0 0 103.5 H 0 0 1 0 0 1 107.2 H 0 0 1 0 0 1	l	}		0	0	1	0	0	82.5	L
0 0 0 1 1 1 1 1 1 0 0 0 H 0 0 1 0 0 0 1 0 0 H 0 0 1 0 0 1 1 0 1 0 1 1 0 1 1 0 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1	ļ			0	0	1	0	1	88.5	L
0 0 1 0 0 1 0 0 1 0 0 1 10 7 2 H 0 0 1 0 0 1 10 7 2 H 0 0 1 0 1 1 0 1 10 9 H 0 0 1 1 0 1 1 0 1 1 1 4 8 H 0 0 1 1 0 0 1 1 1 1 1 4 8 H 0 0 1				0	0	1	1	0	94.8	Н
0 0 1 0 0 1 10 7 . 2 H 0 0 1 0 1 0 11 0 . 9 H 0 0 1 0 1 1 11 0 . 9 H 0 0 1 1 0 1 1 1 4 . 8 H 0 0 1 1 0 0 1 1 8 . 8 H 0 0 1 1 0 1 1 2 3 . 0 H 0 0 1 1 1 2 3 . 0 H 0 0 1 1 2 7 . 3 H 0 0 0 0 1 2 7 . 3 H 0 1 0 0 0 1 3 6 . 5 H 0 1 0 0 0 1 3 6 . 5 H 0 1 0 0 1 4 6 . 2 H 0 1 0 1 1 5 6 . 7 H						1	1	1		Н
0 0 1 0 1 0 110.9 H 0 0 1 0 1 1 114.8 H 0 0 1 1 0 1 12.3.0 H 0 0 1 1 0 1 12.3.0 H 0 0 1 1 0 1 12.3.0 H 0 0 1 1 1 0 1 12.3.0 H 0 0 1 1 1 1 12.3.0 H 0 0 0 1 1 2 3 H 0 1 0 0 1 1 1 3 1 4 4 0 1 0 0 1 1 4 4 4 4 4 4 4 4 4 4 4 4 4 4							0			
0 0 1 1 1 1 4 . 8 H 0 0 1 1 0 0 1 1 8 . 8 H 0 0 1 1 0 0 1 1 8 . 8 H 0 0 1 1 0 1 2 3 . 0 H 0 0 1 1 1 1 2 3 . 0 H 0 0 1 1 1 1 3 1 . 8 H 0 0 0 1 1 3 1 . 8 H 0 1 0 0 1 3 6 . 5 H 0 1 0 0 1 4 6 . 2 H 0 1 0 0 1 4 6 . 2 H 0 1 0 1 5 6 . 7 H 0 1 0 1 5 6 . 7 H 0 1 0 1 6 7 . 9 H 0 1 0 1 7 9 . 9 H								1	107.2	
0 0 1 1 0 0 1 1 8 . 8 H 0 0 1 1 0 1 1 2 3 . 0 H 0 0 1 1 0 1 1 2 3 . 3 H 0 0 1 1 1 1 1 3 1 . 8 H 0 1 0 0 0 0 1 3 6 . 5 H 0 1 0 0 0 1 1 4 1 . 3 H 0 1 0 0 1 1 4 1 . 3 H 0 1 0 0 1 1 4 6 . 2 H 0 1 0 0 1 5 6 . 7 H 0 1 0 1 1 6 2 . 2 H 0 1 0 1 1 6 2 . 2 H 0 1 0 1 1 6 2 . 2 H 0 1 1 1										
0 0 1 1 0 1 123.0 H 0 0 1 1 1 0 127.3 H 0 0 1 1 1 1 131.8 H 0 1 0 0 0 0 136.5 H 0 1 0 0 0 1 141.3 H 0 1 0 0 0 1 146.2 H 0 1 0 0 1 151.4 H 0 1 0 1 151.4 H 0 1 0 1 156.7 H 0 1 0 1 162.2 H 0 1 0 1 167.9 H 0 1 1 1 173.8 H 0 1 1 0 1 186.2 H <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>11</td> <td>1</td> <td></td> <td></td>							11	1		
0 0 1 1 1 0 1 2 7 . 3 H 0 0 1 1 1 1 3 1 . 8 H 0 1 0 0 0 0 1 3 6 . 5 H 0 1 0 0 0 1 1 4 1 . 3 H 0 1 0 0 1 1 4 6 . 2 H 0 1 0 0 1 1 4 6 . 2 H 0 1 0 0 1 5 6 . 7 H 0 1 0 1 5 6 . 7 H 0 1 0 1 1 6 2 . 2 H 0 1 0 1 1 6 2 . 2 H 0 1 0 1 1 7 3 . 8 H 0 1 0 1 1 7 3 . 8 H 0 1 1 1 0 0 1 1 1 8 6 . 2 H 0 1 1 1 0 0 1 1 1 8 6 . 2 H 0 1 1 1 0 0 1 1 1 2 0 3 . 5 H							 		<u> </u>	
0 0 1 1 1 1 131.8 H 0 1 0 0 0 0 136.5 H 0 1 0 0 0 1 141.3 H 0 1 0 0 1 141.3 H 0 1 0 0 1 146.2 H 0 1 0 1 151.4 H 0 1 0 1 151.4 H 0 1 0 0 156.7 H 0 1 0 1 162.2 H 0 1 0 1 167.9 H 0 1 0 1 173.8 H 0 1 1 1 173.8 H 0 1 1 0 1 186.2 H 0 1 1 0						 				
0 1 0 0 0 136.5 H 0 1 0 0 0 1 141.3 H 0 1 0 0 1 146.2 H 0 1 0 0 1 146.2 H 0 1 0 0 156.7 H 0 1 0 0 156.7 H 0 1 0 1 162.2 H 0 1 0 1 167.9 H 0 1 0 1 167.9 H 0 1 0 1 167.9 H 0 1 0 0 179.9 H 0 1 1 0 0 179.9 H 0 1 1 0 1 186.2 H 0 1 1 0 1 2										
0 1 0 0 1 141.3 H 0 1 0 0 1 0 146.2 H 0 1 0 0 1 1 151.4 H 0 1 0 1 1 151.4 H 0 1 0 1 156.7 H 0 1 0 1 162.2 H 0 1 0 1 162.2 H 0 1 0 1 167.9 H 0 1 0 1 173.8 H 0 1 1 0 0 179.9 H 0 1 1 0 0 179.9 H 0 1 1 0 1 186.2 H 0 1 1 0 1 192.8 H 0 1 1]						 			
0 1 0 1 0 1 46.2 H 0 1 0 1 1 151.4 H 0 1 0 1 151.4 H 0 1 0 1 156.7 H 0 1 0 1 162.2 H 0 1 0 1 167.9 H 0 1 0 1 173.8 H 0 1 1 0 167.9 H 0 1 1 0 0 179.9 H 0 1 1 0 0 179.9 H 0 1 1 0 1 186.2 H 0 1 1 0 1 122.8 H 0 1 1 0 1 123.5 H 0 1 1 1 1	İ									
0 1 0 0 1 1 151.4 H 0 1 0 1 0 156.7 H 0 1 0 1 162.2 H 0 1 0 1 167.9 H 0 1 0 1 173.8 H 0 1 1 0 167.9 H 0 1 1 0 167.9 H 0 1 1 0 179.9 H 0 1 1 0 0 179.9 H 0 1 1 0 192.8 H 0 1										
0 1 0 1 0 0 156.7 H 0 1 0 1 162.2 H 0 1 0 1 162.2 H 0 1 0 1 167.9 H 0 1 0 1 173.8 H 0 1 1 0 0 179.9 H 0 1 1 0 0 179.9 H 0 1 1 0 1 186.2 H 0 1 1 0 1 186.2 H 0 1 1 0 1 192.8 H 0 1 1 0 1 192.8 H 0 1 1 0 1 2 10.7 H 0 1 1 1 0 0 2 10.7 H <										
0 1 0 1 162.2 H 0 1 0 1 162.2 H 0 1 0 1 167.9 H 0 1 0 1 173.8 H 0 1 1 0 0 179.9 H 0 1 1 0 0 192.8 H 0 1 1 0 1 210.7 H 0 1 1 1 1 1 1										
0 1 0 1 1 0 167.9 H 0 1 0 1 1 173.8 H 0 1 1 0 0 0 179.9 H 0 1 1 0 0 1 186.2 H 0 1 1 0 1 186.2 H 0 1 1 0 192.8 H 0 1 1 1 203.5 H 0 1 1 1 1 218.1 H 0 1 1 1										
0 1 0 1 1 1 1 73.8 H 0 1 1 0 0 0 179.9 H 0 1 1 0 0 1 186.2 H 0 1 1 0 1 0 192.8 H 0 1 1 0 1 192.8 H 0 1 1 0 23.5 H 0 1 1 1 1 1 1 1 1 1 1 <td< td=""><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></td<>										
0 1 1 0 0 0 179.9 H 0 1 1 0 0 1 186.2 H 0 1 1 0 1 0 192.8 H 0 1 1 0 1 1203.5 H 0 1 1 0 0 210.7 H 0 1 1 1 0 1 218.1 H 0 1 1 1 1 0 225.7 H 1 0 0 0 0 0 241.8 H 1 0 0 0 0 0 241.8 <t< td=""><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></t<>										
0 1 1 0 0 1 1 86.2 H 0 1 1 0 1 0 192.8 H 0 1 1 0 1 1203.5 H 0 1 1 1 0 0 210.7 H 0 1 1 1 0 1 218.1 H 0 1 1 1 1 0 225.7 H 1 0 0 0 0 241.8 H 1 0 0 0 1 250.3 H 1 0 0 0 1 71.9 H		}								
0 1 1 0 1 92.8 H 0 1 1 0 192.8 H 0 1 1 0 1 1203.5 H 0 1 1 1 0 0 210.7 H 0 1 1 1 0 1 218.1 H 0 1 1 1 0 225.7 H 0 1 1 1 1 1 233.6 H 1 0 0 0 0 0 241.8 H 1 0 0 0 0 1 250.3 H 1 0 0 0 1 250.3 H 1 0 0 0 1 250.3 H 1 0 0 0 1 0 67.0 H 1 0 0										
0 1 1 0 1 1 2 0 3 . 5 H 0 1 1 1 0 0 2 1 0 . 7 H 0 1 1 1 0 1 2 1 8 . 1 H 0 1 1 1 1 0 2 2 5 5 . 7 H 0 1 1 1 1 1 2 3 3 . 6 H 1 0 0 0 0 0 2 4 1 . 8 H 1 0 0 0 0 0 2 4 1 . 8 H 1 0 0 0 0 1 2 5 0 . 3 H 1 0 0 0 1 0 6 7 . 0 H 1 0 0 0 1 1 7 1 . 9 H 1 0 0 1 0 7 4 . 4 H 1 0 0 1 0	Ì	· }								
0 1 1 1 0 0 2 1 0 7 H 0 1 1 1 0 1 2 1 8 1 H 0 1 1 1 0 2 2 5 5 7 H 0 1 1 1 1 2 3 3 3 6 H 1 0 0 0 0 0 2 4 1 8 H 1 0 0 0 0 0 2 4 1 8 H 1 0 0 0 0 0 2 4 1 8 H 1 0 0 0 0 0 2 4 1 8 H 1 0 0 0 0 1 2 5 0 3 H 1 0 0 0 1 0 6 7 0 H 1 0 0 1 1 7 1 9 H 1 0 0 1 0 7 4 4 H <td></td> <td>ŀ</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>		ŀ								
0 1 1 1 0 1 2 1 8 . 1 H 0 1 1 1 0 2 2 5 . 7 H 0 1 1 1 1 1 2 3 3 . 6 H 1 0 0 0 0 0 2 4 1 . 8 H 1 0 0 0 0 1 2 5 0 . 3 H 1 0 0 0 1 0 6 7 . 0 H 1 0 0 0 1 0 6 7 . 0 H 1 0 0 1 1 7 1 . 9 H 1 0 0 1 0 7 4 . 4 H 1 0 0 1 7 7 . 0 H 1 0 0 1 7 7 . 0 H 1 0 0 1 0 7 9 . 7 H		ŀ								
0 1 1 1 0 2 2 5 7 H 0 1 1 1 1 2 3 3 6 H 1 0 0 0 0 0 2 4 1 8 H 1 0 0 0 0 1 2 5 0 3 H 1 0 0 0 1 0 6 7 0 H 1 0 0 0 1 1 7 1 9 H 1 0 0 1 0 0 7 4 4 H 1 0 0 1 0 7 7 0 H 1 0 0 1 0 7 9 7 H		ŀ								
0 1 1 1 1 233.6 H 1 0 0 0 0 241.8 H 1 0 0 0 0 1 250.3 H 1 0 0 0 1 0 67.0 H 1 0 0 0 1 1 71.9 H 1 0 0 1 1 71.9 H 1 0 0 1 0 74.4 H 1 0 0 1 77.0 H 1 0 0 1 0 79.7 H		ŀ								
1 0 0 0 0 2 4 1 8 H 1 0 0 0 0 1 250.3 H 1 0 0 0 1 0 67.0 H 1 0 0 0 1 1 71.9 H 1 0 0 1 0 0 74.4 H 1 0 0 1 0 77.0 H 1 0 0 1 0 79.7 H		ŀ								
1 0 0 0 0 1 250.3 H 1 0 0 0 1 0 67.0 H 1 0 0 0 1 1 71.9 H 1 0 0 1 0 0 74.4 H 1 0 0 1 0 1 77.0 H 1 0 0 1 1 0 79.7 H		ŀ								
1 0 0 0 1 0 67.0 H 1 0 0 0 1 1 71.9 H 1 0 0 1 0 0 74.4 H 1 0 0 1 0 1 77.0 H 1 0 0 1 1 0 79.7 H	j	F								
1 0 0 0 1 1 71.9 H 1 0 0 1 0 0 74.4 H 1 0 0 1 0 1 77.0 H 1 0 0 1 1 0 79.7 H		.								
1 0 0 1 0 0 74.4 H 1 0 0 1 0 1 77.0 H 1 0 0 1 1 0 79.7 H		F								
1 0 0 1 0 1 77.0 H 1 0 0 1 1 0 79.7 H	.]	ŀ								
1 0 0 1 1 0 79.7 H	İ	f								
		ļ								
		T T								
1 0 1 0 0 0 85.4 H	1	F								
1 0 1 0 0 1 88.5 H		ľ	1							
1 0 1 0 1 0 91.5 H		Γ	1	0						
1 0 1 0 1 1 97.4 H			1	0						
1 0 1 1 0 0 69.4 H		Γ	1	0	1					
1 0 1 1 0 1 159.8 H		Γ	1	0						
1 0 1 1 1 0 165.5 H			1	0	1					
1 0 1 1 1 1 171.3 H			1	0	1					
1 1 0 0 0 177.3 H			1	1	0	0				

0046-E-01

Addr	ess			Da	Tone Freque-	TSQBPF			
S A 1	SA0	SD5	SD4	S D 3	SD2	SD1	SDO	ncy (Hz)	Q Value
1	1	1	1	0	0	0	1	183.5	Н
		1	1	0	0	1	0	189.9	Н
		1	1	0	0	1	1	196.6	Н
		1	1	0	1	0	0	199.5	Н
		1	1	0	1	0	ì	206.5	H
		1	1	0	1	1	0	229.1	Н
		1	1	0	1	1	1	254.1	Н
		1	1	1	0	0	0	Note 1)	
At Re	set	1	11	1	1	1	1	OFF	

Note 1) Valid when in the DCS Transmit mode only. The TSQLPF cut-off frequency is 3.24kHz. Note 2) If a code other than the above is input, the potential at the TXTONE pin changes to the AGND potential when in the Transmit mode and DETOUT goes "L" when in the Receive mode.

Explanation Operation

1) Mode of Operation

The operation modes of the AK2342A are determined by 4 logical combinations of four bits, STBY, RX/TX, DCS and TST, out of the 6 bits of serial data selected by address "00". (See Table 1.) Further, control of voice signal output or tone signal output can be accomplished through the four bits related to the voice operation mode, Transmit mode and Receive mode, RX/TX, RXON, RYTN and DCS. (See Table 2, Table 3 and Table 4.)

TST	DCS	RVTN	RXON	RX/TX	STBY	Operation Mode	Description of Operation
0	×	×	×	×	×	Test Mode	This mode is used to test the IC at the time it is shipped.
1	1	×	×	×	1	Standby Mode (Mode 0)	In this mode, the oscillator circuit stops and analog output enters the high impedance state, reducing power consumption.
1	0	×	×	×	1	Voice Operation Mode (Mode 1)	The scrambler, voice filter, and
1	×	×	×	0	0	Transmit Mode (Mode 2)	Voice signals from TXAF pass through BPF1 or another voice filter are output to MOD. A tone signal set according to the tone frequency setting code or a DCS signal is output to TXTONE. The potential at the DEOUT pin becomes the AGND potential and DETOUT goes "H".

0046-E-01

TST	DCS	RVTN	RXON	RX/TX	STBY	Operation Mode	Description of Operation
1	×	×	×	1	0	Receive Mode	If a tone with the frequency set
1	ł					(Mode 3)	in accordance with the tone
ĺ	İ						frequency setting code is
1							detected from signals input to
							DEM or DCS, DETOUT goes "L".
							The tone signal is removed at
							RXOUT and only the voice signal
1							is output. The potential at
1							the TXOUT pin becomes the AGND
							potential.

Table 1

Signal Control When in the Voice Operation Mode

Data Name	Function					
R X / T X	Switching between Transmit	"1" : Receiving system operates.				
	and Receive.	"0": Transmit system operates.				

Table 2

Signal Control When in the Transmit Mode

Data Name		Function
RVTN	TXTONE pin Phase control.	"1": Positive Phase (0°)
		"0" : Negative Phase (180°)
DCS	TXTONE pin signal control.	"1" : CTCSS Signal
		"0": DCS Signal

Table 3

Signal Control when in the Receive Mode

Data Name	Function
RXON	DEOUT pin control. "1": Switches On and Off according to the
	presence or absence of a receiving tone. "0": Normally On
DCS	TSQLPF input signal control. "1": AMP2 output signal.
<u>L</u>	"O": AMP6 output signal.

Table 4

2) Tone Frequencies

50 tone frequencies can be selected from a frequency range of $67.0 \sim 254.1$ Hz. Of these, Q value of "L" or "H" can be selected in case of 67.0, 71.9, 77.0, 82.5, and 88.5 Hz. If "L" is selected, the detection time can be shortened, but it is difficult to distinguish neighboring frequencies (84.5 Hz or 91.5 Hz from 88.5 Hz). The Q value of the other frequencies are "H". In order to stop the transmitting tone signal stopped, set the code for a value other than those shown in the tone frequency setting table. (Example: Set SDO \sim SD5 all at "O".)


0046-E-01

Examples of Application Circuit


Examples of External Circuit

O AMP1

This can be used as a transmitting mic amplifier. Set the gain at 30 dB or lower. If there is a possibility of noise from the frequency band below 80 kHz being input, configure an anti-aliasing filter. The following diagram shows a configuration example of a 1st order low pass filter with a gain of 30 dB and a cut-off frequency of 10 kHz.




This amp can be used to adjust the receiving signal gain and to configure an anti-aliasing filter for cutting off noise above $80~\mathrm{kHz}$. Set the gain at $30~\mathrm{dB}$ or lower. The following diagram shows an example of a second order low pass filter configuration with a gain of $20~\mathrm{dB}$ and a cut-off frequency of $10~\mathrm{kHz}$.



O AMP3

By changing the gain of this amplifier, the signal level input to the limiter can be changed. The DC offset of the TXOUT output can be reduced by capacitor coupling. The following diagram shows an example of a 1st order low pass filter configuration with a gain of 0 dB and a cut-off frequency of 16 kHz.



0046-E-01


1994/10

- 17 -


■ 0983635 0000989 614 ■

O AMP4


This amplifier is used to adjust the transmitting signal gain and configure a smoothing filter. The smoothing filter is used to cut the 80 kHz clock component included in signals at SPOUT. This amp can also be used to add the voice signal and tone signal. The following diagram shows an example of a 1st order low pass filter configuration with a gain of 0 dB and a cut-off frequency of 13 kHz.



This amplifier is used to adjust the receiving signal gain and configure a smoothing filter. The smoothing filter is used to cut the 80 kHz clock component included in signals at DEOUT. This amp can also be used to add signals from other sources. The following diagram shows an example of a 1st order low pass filter configuration with a gain of 0 dB and a cut-off frequency of 13 kHz.



This amp is for the purpose of adjusting the gain of the DCS (Digitally Coded Squelch) signal and configuring an anti-aliasing filter to cut noise above 80 kHz. The following diagram shows an example of a 1st order low pass filter configuration with a gain of -13.7 dB and a cut-off frequency of 13 kHz.



0046-E-01


1994/10

- 18 -

= 0983635 0000990 336 **==**


O AMP7

By changing the gain of this amplifier, the minimum detection level of the receiving tone detection circuit can be changed. Configure the constants in the following diagram in order to satisfy the specifications in the data sheet.




Receiving Tone Detection Circuit Threshold Level

The threshold level of the receiving tone detection circuit is determined by inputting DC signals with a higher potential than the AGND potential to the DREF pin. If $V_{\text{DD}}=2.0$ V, apply a voltage of approximately 1.16 V. If some hysteresis is desired in the detection sensitivity, feed back DETOUT pin signal. The following diagram shows an example with approximately 3 dB of hysteresis. If the threshold level is changed the tone detection time also changes. If the threshold level is made high, the detection time becomes longer and if it is made low, the detection time becomes shorter.



AGND Stabilization Capacity


Connect a 0.3 uF or higher capacitor between the AGND pin and VSS to stabilize the AGND level. Also connect a capacitor with the appropriate value between AGNDIN and VSS to eliminate the ripple effect in the power supply. A connection example is shown in the following diagram.



0046-E-01

O Power Supply Stabilization Capacity

In order to minimize the effect of power supply noise, connect a capacitor between VDD and VSS. Position the capacitor so that it is as close as possible to the power supply pin.



O Bias Current Setting Resistor

Connect a resistor between BIAS and VSS and set the bias current of the operational amplifiers. When VDD = 2 V, use a 75 k Ω resistor. When VDD = 3 V, use a 160 k Ω resistor. When VDD = 5 V, use a 330 k Ω resistor.


$$R = 75k \Omega \quad (VDD=2V)$$

$$R = 160k \Omega \quad (VDD=3V)$$

$$R = 330k \Omega \quad (VDD=5V)$$


O Crystal Oscillator

If the internal oscillator circuit is used, connect a crystal oscillator and resistor as shown in the following diagram. If an external clock is used, leave XOUT open and supply the clock signal to XIN. Be careful not to let the clock's amplitude exceed the absolute maximum rating.



O DC Cut Capacity

In order to cut the DC offset generated at BPF1, connect a capacitor between BPFOUT and DBMIN.



0046-E-01

O Limiter Level Setting Resistor

If the limiter level is to be adjusted externally, apply DC voltage to the LIMLV pin as shown in the following diagram. The DC voltage applied should be greater than the TAGND voltage and if we let the voltage between LIMLV and TAGND be a V, the limit level becomes TAGND \pm a V. If LIMLV is left open, the limit level becomes the pre-determined limit level. The lower limiter level can be fine tuned and the limiter's non-symmetry corrected by applying DC voltage to the LIMBS pin.

$$\begin{array}{c|c}
 & \text{LIMLV} & \text{VDD} \\
\hline
 & \text{R} & \text{R=50k } \Omega \\
\hline
 & \text{LSI}
\end{array}$$

Package

Markings

(1) Pin No. 1 Indication (The pin at the chamfered corner is pin No. 1.)

(2) Date Code:

XXXXX (5 digits)


First 3 digits: Week code

(3) Marketing Code:

Last 2 digits: In-house control code A K 2 3 4 2 A V

(4) Country of Manufacture Indication: Japan

(5) Asahi Kasei Logo



0046-E-01

■ Package External Dimensions

