

Am186[™]ER and Am188[™]ER

High-Performance, 80C186- and 80C188-Compatible, 16-Bit Embedded Microcontrollers with RAM

DISTINCTIVE CHARACTERISTICS

- E86[™] family 80C186- and 80C188-compatible microcontrollers with enhanced bus interface
 - Lower system cost with higher performance
 - 3.3-V \pm 0.3-V operation with 5-V tolerant I/O

Memory integration

- 32 Kbyte of internal RAM
- Internal RAM provides same performance as zero-wait-state external memory
- High performance
 - 20-, 25-, 33-, and 40-MHz operating frequencies
 - Supports zero-wait-state operation at 40 MHz with 70-ns external memory
 - 1-Mbyte memory address space
 - 64-Kbyte I/O space
- Enhanced features provide faster access to memory and various clock input modes
 - Nonmultiplexed address bus provides glueless interface to external RAM and ROM
 - Phase-locked loop (PLL) enables processor to operate at up to four times clock input frequency
- Enhanced integrated peripherals
 - Thirty-two programmable I/O (PIO) pins

- Asynchronous serial port allows full-duplex, 7-bit or 8-bit data transfers
- Synchronous serial interface allows half-duplex, bidirectional data transfer to and from ASICs
- Pseudo static RAM (PSRAM) controller including auto refresh capability
- Reset configuration register
- Additional external interrupts
- Familiar 80C186 peripherals with enhanced functionality
 - Two independent DMA channels
 - Programmable interrupt controller with six external interrupts
 - Three programmable 16-bit timers
 - Timer 1 configurable as watchdog timer interrupt
 - Programmable memory and peripheral chip-select logic
 - Programmable wait state generator
 - Power-save clock mode
- Software-compatible with the 80C186 and 80C188 microcontrollers
- Widely available native development tools, applications, and system software
- Available in the following packages:
 - 100-pin, thin quad flat pack (TQFP)
 - 100-pin, plastic quad flat pack (PQFP)

GENERAL DESCRIPTION


The Am186[™]ER and Am188[™]ER microcontrollers are part of the AMD E86 family of embedded microcontrollers and microprocessors based on the x86 architecture. The Am186ER and Am188ER microcontrollers are the ideal upgrade for designs requiring 80C186/80C188 microcontroller compatibility, increased performance, serial communications, a direct bus interface, and integrated memory.

The Am186ER and Am188ER microcontrollers integrate memory and the functions of the CPU, nonmultiplexed address bus, timers, chip selects, interrupt controller, DMA controller, PSRAM controller, asynchronous serial port, synchronous serial interface, and programmable I/O (PIO) pins on one chip. Compared to the 80C186/80C188 microcontrollers, the Am186ER and Am188ER microcontrollers enable designers to reduce the size, power consumption, and cost of embedded systems, while increasing functionality and performance.

The Am186ER and Am188ER microcontrollers have been designed to meet the most common requirements of embedded products developed for the communications, office automation, mass storage, and general embedded markets. Specific applications include feature phones, cellular phones, PBXs, multiplexers, modems, disk drives, hand-held terminals and desktop terminals, fax machines, printers, photocopiers, and industrial controls.

This document contains information on a product under development at Advanced Micro Devices. The information is intended to help you evaluate this product. AMD reserves the right to change or discontinue work on this proposed product without notice. AMD, the AMD logo, and combinations thereof are trademarks of Advanced Micro Devices, Inc.

Am186ER MICROCONTROLLER BLOCK DIAGRAM




Note:

* All PIO signals are shared with other physical pins. See the pin descriptions beginning on page 26 and Table 2 on page 32 for information on shared functions.

2

Am188ER MICROCONTROLLER BLOCK DIAGRAM




Note:

* All PIO signals are shared with other physical pins. See the pin descriptions beginning on page 26 and Table 2 on page 32 for information on shared functions.

ORDERING INFORMATION

Standard Products

AMD standard products are available in several packages and operating ranges. The order numbers (valid combinations) are formed by a combination of the elements below.



Am186ER = High-Performance, 80C186-Compatible, 16-Bit Embedded Microcontroller with RAM

Am188ER = High-Performance, 80C188-Compatible, 16-Bit Embedded Microcontroller with RAM

Valid Combinations

Valid combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

Valid Combinations							
Am186ER-20							
Am186ER-25	VC\W or						
Am186ER-33	KC∖W						
Am186ER-40							
Am188ER-20							
Am188ER-25	VC\W or						
Am188ER-33	KC∖W						
Am188ER-40							
Am186ER-20							
Am186ER-25	KI∖W						
Am186ER-33							
Am188ER-20							
Am188ER-25	KI∖W						
Am188ER-33							

Note:

The industrial versions of the Am186ER and Am188ER microcontrollers are offered only in the PQFP package.

4

TABLE OF CONTENTS

Distinctive Characteristics	1
General Description	
Ordering Information	
Related AMD Products	. 8
Customer Service	
Key Features and Benefits	
Comparison of the Am186ER and 80C186 Microcontrollers	
TQFP Connection Diagram and Pinouts—Am186ER Microcontroller	12
TQFP Pin Assignments—Am186ER Microcontroller	13
TQFP Connection Diagram and Pinouts—Am188ER Microcontroller	15
TQFP Pin Assignments—Am188ER Microcontroller	16
PQFP Connection Diagram and Pinouts—Am186ER Microcontroller	18
PQFP Pin Assignments—Am186ER Microcontroller	
PQFP Connection Diagram and Pinouts—Am188ER Microcontroller	21
PQFP Pin Assignments—Am188ER Microcontroller	
Logic Symbol—Am186ER Microcontroller	
Logic Symbol—Am188ER Microcontroller	
Pin Descriptions	
Pins Used by Emulators	26
A19–A0 (A19/PIO9, A18/PIO8, A17/PIO7)	
AD7–AD0	
AD15–AD8 (Am186ER Microcontroller)	
AO15–AO8 (Am188ER Microcontroller)	
ALE	
ARDY	
BHE/ADEN (Am186ER Microcontroller Only)	
CLKOUTA	
CLKOUTB	
DEN/PIO5	
DRQ1–DRQ0 (DRQ1/PIO13, DRQ0/PIO12)	
DT/R/PIO4	
GND	
HLDA	_
HOLD	
INTO	
INTO INTI/SELECT	
INT7/SELECT INT2/INTA0/PIO31	
INT2/INTA0/FIO31	
INT3/INTAT/INQ INT4/PIO30	
	-
MCS2-MCS0 (MCS2/PIO24, MCS1/PIO15, MCS0/PIO14)	
	30
PCS3-PCS0 (PCS3/PIO19, PCS2/PIO18, PCS1/PIO17, PCS0/PIO16)	
PIO31–PIO0 (Shared)	
RFSH2/ADEN (Am188ER Microcontroller Only)	
RXD/PIO28	
<u></u> <u> </u> 	31

S1/IMDIS	33
S0/SREN	
S6/CLKSEL1/PIO29	
SCLK/PIO20	
SDATA/PIO21	
SDEN1/PIO23, SDEN0/PIO22	33
SRDY/PIO6	
TMRIN0/PIO11	
TMRIN1/PIO0	
TMROUT0/PIO10	
TMROUT1/PIO1	
TXD/PIO27	
UCS/ONCE1	
UZI/CLKSEL2/PIO26	
V _{CC}	35
WHB (Am186ER Microcontroller Only)	35
WLB (Am186ER Microcontroller Only), WB (Am188ER Microcontroller Only)	
WR	
X1	
X2	
Functional Description	
Bus Operation	
Bus Interface Unit	
Peripheral Control Block	40
Clock and Power Management	
Chip-Select Unit	
Internal Memory	
Refresh Control Unit	
Interrupt Control Unit	
Timer Control Unit	
Direct Memory Access	
Asynchronous Serial Port	
Synchronous Serial Interface	
Programmable I/O (PIO) Pins	
Low-Voltage Operation	
Absolute Maximum Ratings	
Operating Ranges	54
DC Characteristics Over Commercial and Industrial Operating Ranges	54
Thermal Characteristics	55
Commercial and Industrial Switching Characteristics and Waveforms	
TQFP Physical Dimensions 1	
PQFP Physical Dimensions 1	07


6

LIST OF FIGURES

Figure 1.	Am186ER 40-MHz Example System Design	11
Figure 2.	Typical 80C186 System Design	
Figure 3.	Two-Component Address Example	36
Figure 4.	Am186ER Microcontroller Address Bus — Normal Operation	38
Figure 5.	Am186ER Microcontroller—Address Bus Disable In Effect	38
Figure 6.	Am188ER Microcontroller Address Bus — Normal Operation	39
Figure 7.	Am188ER Microcontroller—Address Bus Disable In Effect	39
Figure 8.	Am186ER and Am188ER Microcontrollers Oscillator Configurations	41
Figure 9.	Peripheral Control Block Register Map	42
Figure 10.	Clock Organization	44
Figure 11.	Example Memory Maps	45
Figure 12.	DMA Unit Block Diagram	50
Figure 13.	Synchronous Serial Interface Multiple Write	52
Figure 14.	Synchronous Serial Interface Multiple Read	52
Figure 15.	Thermal Resistance (°C/Watt)	55
Figure 16.	Thermal Characteristics Equations	55
Figure 17.	Typical Ambient Temperatures for PQFP with 2-Layer Board	57
Figure 18.	Typical Ambient Temperatures for TQFP with 2-Layer Board	58
Figure 19.	Typical Ambient Temperatures for PQFP with 4-Layer to 6-Layer Board	59
Figure 20.	Typical Ambient Temperatures for TQFP with 4-Layer to 6-Layer Board	60

LIST OF TABLES

Table 1.	Data Byte Encoding	27
Table 2.	Numeric PIO Pin Assignments	
Table 3.	Alphabetic PIO Pin Assignments	32
Table 4.	Bus Cycle Encoding	33
Table 5.	Clocking Modes	35
Table 6.	Segment Register Selection Rules	36
Table 7.	Maximum and Minimum Clock Frequencies	40
Table 8.	Am186ER Microcontroller Maximum DMA Transfer Rates	49
Table 9.	Thermal Characteristics (°C/Watt)	55
Table 10.	Typical Power Consumption Calculation	
Table 11.	Junction Temperature Calculation	56
Table 12.	Typical Ambient Temperatures for PQFP with 2-Layer Board	57
Table 13.	Typical Ambient Temperatures for TQFP with 2-Layer Board	58
Table 14.	Typical Ambient Temperatures for PQFP with 4-Layer to 6-Layer Board	59
Table 15.	Typical Ambient Temperatures for TQFP with 4-Layer to 6-Layer Board	



RELATED AMD PRODUCTS

E86[™] Family Devices

Lou Faili	
Device	Description
80C186	16-bit microcontroller
80C188	16-bit microcontroller with 8-bit external data bus
80L186	Low-voltage, 16-bit microcontroller
80L188	Low-voltage, 16-bit microcontroller with 8-bit external data bus
Am186EM	High-performance, 80C186-compatible, 16-bit embedded microcontroller
Am188EM	High-performance, 80C188-compatible, 16-bit embedded microcontroller with 8-bit external data bus
Am186EMLV	High-performance, 80C186-compatible, low-voltage, 16-bit embedded microcontroller
Am188EMLV	High-performance, 80C188-compatible, low-voltage, 16-bit embedded microcontroller with 8-bit external data bus
Am186ES	High-performance, 80C186-compatible, 16-bit embedded microcontroller
Am188ES	High-performance, 80C188-compatible, 16-bit embedded microcontroller with 8-bit external data bus
Am186ESLV	High-performance, 80C186-compatible, low-voltage, 16-bit embedded microcontroller
Am188ESLV	High-performance, 80C188-compatible, low-voltage, 16-bit embedded microcontroller with 8-bit external data bus
Am186ED	High-performance, 80C186- and 80C188-compatible, 16-bit embedded microcontroller with 8- or 16-bit external data bus
Am186EDLV	High-performance, 80C186- and 80C188-compatible, low-voltage, 16-bit embedded microcontroller with 8- or 16-bit external data bus
Am186ER	High-performance, 80C186-compatible, low-voltage, 16-bit embedded microcontroller with 32 Kbyte of internal RAM
Am188ER	High-performance, 80C188-compatible, low-voltage, 16-bit embedded microcontroller with 8-bit external data bus and 32 Kbyte of internal RAM
Élan [™] SC300	High-performance, highly integrated, low-voltage, 32-bit embedded microcontroller
ÉlanSC310	High-performance, single-chip, 32-bit embedded PC/AT microcontroller
ÉlanSC400	Single-chip, low-power, PC/AT-compatible microcontroller
ÉlanSC410	Single-chip, PC/AT-compatible microcontroller
Am386®DX	High-performance, 32-bit embedded microprocessor with 32-bit external data bus
Am386®SX	High-performance, 32-bit embedded microprocessor with 16-bit external data bus
Am486®DX	High-performance, 32-bit embedded microprocessor with 32-bit external data bus

Related Documents

The following documents provide additional information regarding the Am186ER and Am188ER microcontrollers.

- Am186ER and Am188ER Microcontrollers User's Manual, order #21684
- *FusionE86sm Catalog*, order #19255

A full description of the Am186ER and Am188ER microcontrollers' registers and instructions is included in the *Am186ER and Am188ER Microcontrollers User's Manual* listed above.

Demonstration Board Products

The SD186ER demonstration board product is a standalone, low-cost evaluation platform for the Am186ER microcontroller.

The SD186ER board demonstrates the basic processor functionality and features of the Am186ER microcontroller and the simplicity of its system design. The SD186ER demonstration board is designed with the Am186/Am188 expansion interface that provides access to the Am186ER microcontroller signals. The 104-pin expansion interface facilitates prototyping by enabling the demonstration board to be used as the minimal system core of a design. Contact your local AMD sales office for more information on demonstration board availability and pricing.

Third-Party Development Support Products

The FusionE86SM Program of Partnerships for Application Solutions provides the customer with an array of products designed to meet critical time-tomarket needs. Products and solutions available from the AMD FusionE86 partners include emulators, hardware and software debuggers, board-level products, and software development tools, among others.

In addition, mature development tools and applications for the x86 platform are widely available in the general marketplace.

CUSTOMER SERVICE

The AMD customer service network includes U.S. offices, international offices, and a customer training center. Expert technical assistance is available from the AMD worldwide staff of field application engineers and factory support staff who can answer E86 family hardware and software development questions.

Hotline and World Wide Web Support

For answers to technical questions, AMD provides a toll-free number for direct access to our corporate applications hotline. Also available is the AMD World Wide Web home page and FTP site, which provides the

latest E86 family product information, including technical information and data on upcoming product releases.

Corporate Applications Hotline

(800) 222-9323	Toll-free for U.S. and Canada
44-(0) 1276-803-299	U.K. and Europe hotline

World Wide Web Home Page and FTP Site

To access the AMD home page go to http://www.amd.com.

To download documents and software, ftp to ftp.amd.com and log on as anonymous using your E-mail address as a password. Or via your web browser, go to ftp://ftp.amd.com.

Questions, requests, and input concerning AMD's WWW pages can be sent via E-mail to webmaster@amd.com.

Documentation and Literature

Free E86 family information such as data books, user's manuals, data sheets, application notes, the FusionE86 Partner Solutions Catalog, and other literature is available with a simple phone call. Internationally, contact your local AMD sales office for complete E86 family literature.

Literature Ordering

(800) 222-9323	Toll-free for U.S. and Canada
(512) 602-5651	Direct dial worldwide
(800) 222-9323	AMD Facts-On-Demand [™] fax information service, toll-free for U.S. and Canada

KEY FEATURES AND BENEFITS

The Am186ER and Am188ER microcontrollers are higher-performance, highly integrated versions of the 80C186/80C188 microprocessors, offering a migration path that was previously unavailable. New peripherals, on-chip system interface logic, and 32 Kbyte of internal memory on the Am186ER microcontroller reduce the cost of existing 80C186/80C188 designs. Upgrading to the Am186ER microcontroller is an attractive solution for several reasons:

- Integrated RAM—32 Kbyte of internal RAM ensures a low-cost supply of memory and a smaller form factor for system designs. The internal memory provides the same performance as external zero-wait-state RAM devices.
- 3.3-V operation with 5-V-tolerant I/O—3.3-V operation provides much lower power consumption when compared to existing 5-V designs. Plus, the Am186ER and Am188ER controllers accommodate current 5-V designs with 5-V-tolerant I/O drivers.
- x86 software compatibility—80C186/80C188compatible and upward-compatible with the other members of the AMD E86 family.
- Enhanced performance—The Am186ER and Am188ER microcontrollers increase the performance of 80C186/80C188 systems, and the nonmultiplexed address bus offers faster, unbuffered access to commodity-speed, external memory.
- Enhanced functionality—Enhanced on-chip peripherals include an asynchronous serial port, up to 32 PIOs, a watchdog timer interrupt, an additional interrupt pin, a synchronous serial interface, a PSRAM controller, a 16-bit reset configuration register, and enhanced chip-select functionality.

Application Considerations

The integration enhancements of the Am186ER microcontroller provide a high-performance, lowsystem-cost solution for 16-bit embedded microcontroller designs. Both multiplexed and nonmultiplexed address buses are available on the Am186ER and Am188ER microcontrollers. The nonmultiplexed address bus eliminates systemsupport logic ordinarily needed to interface with external memory devices, while the multiplexed address/data bus maintains the value of previously engineered, customer-specific peripherals and circuits within the upgraded design. Figure 1 on page 11 illustrates an example system design that uses the integrated peripheral set to achieve high performance with reduced system cost.

Internal Memory

The 32-Kbyte internal RAM fulfills the memory requirements for many embedded systems. These systems can take advantage of the increased reliability,

smaller system form factor, decreased system power, stable RAM supply, and lower system cost compared with buying external SRAM. The integrated RAM also ensures that an entire embedded system will not require requalification based on the short life cycles of external SRAM. Additionally, for those systems using more RAM than required because of the granularity of external RAM, the Am186ER microcontroller provides a closer system match.

Clock Generation

The integrated clock generation circuitry of the Am186ER and Am188ER microcontrollers enables the processors to operate at up to four times the crystal frequency. The design in Figure 1 achieves 40-MHz CPU operation while using a 10-MHz crystal. The clocking frequency function is controlled by an internal PLL. The following modes are available (see Figure 10 on page 44):

- Divide by Two—The frequency of the fundamental clock is half the frequency of the crystal with the PLL disabled.
- Times One—The frequency of the fundamental clock will be the same as the external crystal with the PLL enabled.
- Times Four—The frequency of the fundamental clock is four times the frequency of the crystal with the PLL enabled.

The default mode is Times Four.

Memory Interface

The integrated memory controller logic of the Am186ER and Am188ER microcontrollers provides a direct address bus to memory devices. Using an external address latch controlled by the address latch enable (ALE) signal is no longer necessary. Individual byte-write-enable signals on the Am186ER and Am188ER microcontrollers eliminate the need for external high/low byte-write-enable circuitry. The maximum bank size programmable for the memory chip-select signals is increased to facilitate the use of high-density memory devices.

The improved memory timing specifications for the Am186ER and Am188ER microcontrollers facilitate the use of external memory devices with 70-ns access times at 40-MHz CPU operation. As a result, overall system cost is significantly reduced as system designers are able to use commonly available memory technology.

Direct Memory Interface Example

Figure 1 illustrates the direct interface to memory of the Am186ER microcontroller. The A19–A0 bus connects to the memory address inputs, the AD bus connects to the data inputs and outputs, and the chip selects connect to the memory chip-select inputs.

Figure 1 also shows an implementation of an RS-232 console or modem communications port. The RS-232-to-CMOS voltage-level converter is required for the electrical interface with the external device.

COMPARISON OF THE Am186ER AND 80C186 MICROCONTROLLERS

Figure 1 shows an example system using a 40-MHz Am186ER microcontroller. Figure 2 shows a comparable system implementation with an 80C186 microcontroller. Because of its superior integration, the Am186ER system does not require the support devices required on the 80C186 example system. In addition, the Am186ER microcontroller provides significantly better performance with its 40-MHz clock rate.




Figure 1. Am186ER 40-MHz Example System Design





Figure 2. Typical 80C186 System Design







12

Pin 1 is marked for orientation.


TQFP PIN ASSIGNMENTS—Am186ER MICROCONTROLLER (Sorted by Pin Number)

Pin No.	Name	Pin No.	Name	Pin No.	Name	Pin No.	Name
1	AD0	26	SCLK/PIO20	51	A11	76	INT3/INTA1/IRQ
2	AD8	27	BHE/ADEN	52	A10	77	INT2/INTA0
3	AD1	28	WR	53	A9	78	INT1/SELECT
4	AD9	29	RD	54	A8	79	INTO
5	AD2	30	ALE	55	A7	80	UCS/ONCE1
6	AD10	31	ARDY	56	A6	81	LCS/ONCE0
7	AD3	32	<u></u> \$2	57	A5	82	PCS6/A2/PIO2
8	AD11	33	S1/IMDIS	58	A4	83	PCS5/A1/PIO3
9	AD4	34	S0/SREN	59	A3	84	V _{CC}
10	AD12	35	GND	60	A2	85	PCS3/PIO19
11	AD5	36	X1	61	V _{CC}	86	PCS2/PIO18
12	GND	37	X2	62	A1	87	GND
13	AD13	38	V _{CC}	63	A0	88	PCS1/PIO17
14	AD6	39	CLKOUTA	64	GND	89	PCS0/PIO16
15	V _{CC}	40	CLKOUTB	65	WHB	90	V _{CC}
16	AD14	41	GND	66	WLB	91	MCS2
17	AD7	42	A19/PIO9	67	HLDA	92	MCS3/RFSH
18	AD15	43	A18/PIO8	68	HOLD	93	GND
19	S6/CKLSEL1/PIO29	44	V _{CC}	69	SRDY/PIO6	94	RES
20	UZI/CLKSEL2/PIO26	45	A17/PIO7	70	NMI	95	TMRIN1/PIO0
21	TXD	46	A16	71	DT/R/PIO4	96	TMROUT1/PIO1
22	RXD	47	A15	72	DEN/PIO5	97	TMROUT0/PIO10
23	SDATA/PIO21	48	A14	73	MCS0/PIO14	98	TMRIN0/PIO11
24	SDEN1/PIO23	49	A13	74	MCS1/PIO15	99	DRQ1/PIO13
25	SDEN0/PIO22	50	A12	75	INT4	100	DRQ0/PIO12

TQFP PIN ASSIGNMENTS—Am186ER MICROCONTROLLER

(Sorted by Pin Name)

Pin Name	No.	Pin Name	No.	Pin Name	No.	Pin Name	No.
A0	63	AD5	11	GND	GND 93 \$2		32
A1	62	AD6	14	HLDA	67	S6/CLKSEL1/PIO29	19
A2	60	AD7	17	HOLD	68	SCLK/PIO20	26
A3	59	AD8	2	INT0	79	SDATA/PIO21	23
A4	58	AD9	4	INT1/SELECT	78	SDEN0/PIO22	25
A5	57	AD10	6	INT2/INTA0	77	SDEN1/PIO23	24
A6	56	AD11	8	INT3/INTA1/IRQ	76	SRDY/PIO6	69
A7	55	AD12	10	INT4	75	TMRIN0/PIO11	98
A8	54	AD13	13	LCS/ONCE0	81	TMRIN1/PIO0	95
A9	53	AD14	16	MCS0/PIO14	73	TMROUT0/PIO10	97
A10	52	AD15	18	MCS1/PIO15	74	TMROUT1/PIO1	96
A11	51	ALE	30	MCS2	91	TXD	21
A12	50	ARDY	31	MCS3/RFSH	92	UCS/ONCE1	80
A13	49	BHE/ADEN	27	NMI	70	UZI/CLKSEL2/PIO26	20
A14	48	CLKOUTA	39	PCS0/PIO16	89	V _{CC}	15
A15	47	CLKOUTB	40	PCS1/PIO17	88	V _{CC}	38
A16	46	DEN/PIO5	72	PCS2/PIO18	86	V _{CC}	44
A17/PIO7	45	DRQ0/PIO12	100	PCS3/PIO19	85	V _{CC}	61
A18/PIO8	43	DRQ1/PIO13	99	PCS5/A1/PIO3	83	V _{CC}	84
A19/PIO9	42	DT/R/PIO4	71	PCS6/A2/PIO2	82	V _{CC}	90
AD0	1	GND	12	RD	29	WHB	65
AD1	3	GND	35	RES	94	WLB	66
AD2	5	GND	41	RXD	22	WR	28
AD3	7	GND	64	S0/SREN	34	X1	36
AD4	9	GND	87	S1/IMDIS	33	X2	37



TQFP CONNECTION DIAGRAM AND PINOUTS—Am188ER MICROCONTROLLER

Note:

Pin 1 is marked for orientation.

TQFP PIN ASSIGNMENTS—Am188ER MICROCONTROLLER

(Sorted by Pin Number)


Pin No.	Name	Pin No.	Name	Pin No.	Name	Pin No.	Name
1	AD0	26	SCLK/PIO20	51	A11	76	INT3/INTA1/IRQ
2	AO8	27	RFSH2/ADEN	52	A10	77	INT2/INTA0/PIO31
3	AD1	28	WR	53	A9	78	INT1/SELECT
4	AO9	29	RD	54	A8	79	INT0
5	AD2	30	ALE	55	A7	80	UCS/ONCE1
6	AO10	31	ARDY	56	A6	81	LCS/ONCE0
7	AD3	32	<u>5</u> 2	57	A5	82	PCS6/A2/PIO2
8	AO11	33	S1/IMDIS	58	A4	83	PCS5/A1/PIO3
9	AD4	34	S0/SREN	59	A3	84	V _{CC}
10	AO12	35	GND	60	A2	85	PCS3/PIO19
11	AD5	36	X1	61	V _{CC}	86	PCS2/PIO18
12	GND	37	X2	62	A1	87	GND
13	AO13	38	V _{CC}	63	A0	88	PCS1/PIO17
14	AD6	39	CLKOUTA	64	GND	89	PCS0/PIO16
15	V _{CC}	40	CLKOUTB	65	GND	90	V _{CC}
16	AO14	41	GND	66	WB	91	MCS2/PIO24
17	AD7	42	A19/PIO9	67	HLDA	92	MCS3/RFSH/PIO25
18	AO15	43	A18/PIO8	68	HOLD	93	GND
19	S6/CLKSEL1/PIO29	44	V _{CC}	69	SRDY/PIO6	94	RES
20	UZI/CLKSEL2/PIO26	45	A17/PIO7	70	NMI	95	TMRIN1/PIO0
21	TXD/PIO27	46	A16	71	DT/R/PIO4	96	TMROUT1/PIO1
22	RXD/PIO28	47	A15	72	DEN/PIO5	97	TMROUT0/PIO10
23	SDATA/PIO21	48	A14	73	MCS0/PIO14	98	TMRIN0/PIO11
24	SDEN1/PIO23	49	A13	74	MCS1/PIO15	99	DRQ1/PIO13
25	SDEN0/PIO22	50	A12	75	INT4/PIO30	100	DRQ0/PIO12

16

TQFP PIN ASSIGNMENTS—Am188ER MICROCONTROLLER (Sorted by Pin Name)

Pin Name	No.	Pin Name	No.	Pin Name	No.	Pin Name	No.
A0	63	AD5	11	GND	93	S1/IMDIS	33
A1	62	AD6	14	HLDA	67	<u>5</u> 2	32
A2	60	AD7	17	HOLD	68	S6/CLKSEL1/PIO29	19
A3	59	ALE	30	INTO	79	SCLK/PIO20	26
A4	58	AO8	2	INT1/SELECT	78	SDATA/PIO21	23
A5	57	AO9	4	INT2/INTA0/PIO31	77	SDEN0/PIO22	25
A6	56	AO10	6	INT3/INTA1/IRQ	76	SDEN1/PIO23	24
A7	55	AO11	8	INT4/PIO30	75	SRDY/PIO6	69
A8	54	AO12	10	LCS/ONCE0	81	TMRIN0/PIO11	98
A9	53	AO13	13	MCS0/PIO14	MCS0/PIO14 73		95
A10	52	AO14	16	MCS1/PIO15 74		TMROUT0/PIO10	97
A11	51	AO15	18	MCS2/PIO24	MCS2/PIO24 91		96
A12	50	ARDY	31	MCS3/RFSH/PIO25 92		TXD/PIO27	21
A13	49	CLKOUTA	39	NMI 70		UCS/ONCE1	80
A14	48	CLKOUTB	40	PCS0/PIO16	PCS0/PIO16 89 UZI/		20
A15	47	DEN/PIO5	72	PCS1/PIO17	PCS1/PIO17 88 V _{CC}		15
A16	46	DRQ0/PIO12	100	PCS2/PIO18	86	V _{CC}	38
A17/PIO7	45	DRQ1/PIO13	99	PCS3/PIO19	85	V _{CC}	44
A18/PIO8	43	DT/R/PIO4	71	PCS5/A1/PIO3	83	V _{CC}	61
A19/PIO9	42	GND	12	PCS6/A2/PIO2			84
AD0	1	GND	35	RD	RD 29		90
AD1	3	GND	41	RES	94	WB	66
AD2	5	GND	64	RFSH2/ADEN	27	WR	28
AD3	7	GND	65	RXD/PIO28	22	X1	36
AD4	9	GND	87	S0/SREN	34	X2	37

PQFP CONNECTION DIAGRAM AND PINOUTS—Am186ER MICROCONTROLLER Top Side View—100-Pin Plastic Quad Flat Pack (PQFP)



Note: Pin 1 is marked for orientation.

PQFP PIN ASSIGNMENTS—Am186ER MICROCONTROLLER (Sorted by Pin Number)


Pin No.	Name	Pin No.	Name	Pin No.	Name	Pin No.	Name
1	SDEN1/PIO23	26	A13	51	MCS1/PIO15	76	DRQ1/PIO13
2	SDEN0/PIO22	27	A12	52	INT4/PIO30	77	DRQ0/PIO12
3	SCLK/PIO20	28	A11	53	INT3/INTA1/IRQ	78	AD0
4	BHE/ADEN	29	A10	54	INT2/INTA0/PIO31	79	AD8
5	WR	30	A9	55	INT1/SELECT	80	AD1
6	RD	31	A8	56	INT0	81	AD9
7	ALE	32	A7	57	UCS/ONCE1	82	AD2
8	ARDY	33	A6	58	LCS/ONCE0	83	AD10
9	<u>5</u> 2	34	A5	59	PCS6/A2/PIO2	84	AD3
10	S1/IMDIS	35	A4	60	PCS5/A1/PIO3	85	AD11
11	S0/SREN	36	A3	61	V _{CC}	86	AD4
12	GND	37	A2	62	PCS3/PIO19	87	AD12
13	X1	38	V _{CC}	63	PCS2/PIO18	88	AD5
14	X2	39	A1	64	GND	89	GND
15	V _{CC}	40	A0	65	PCS1/PIO17	90	AD13
16	CLKOUTA	41	GND	66	PCS0/PIO16	91	AD6
17	CLKOUTB	42	WHB	67	V _{CC}	92	V _{CC}
18	GND	43	WLB	68	MCS2/PIO24	93	AD14
19	A19/PIO9	44	HLDA	69	MCS3/RFSH/PIO25	94	AD7
20	A18/PIO8	45	HOLD	70	GND	95	AD15
21	V _{CC}	46	SRDY/PIO6	71	RES	96	S6/CLKSEE1/PIO29
22	A17/PIO7	47	NMI	72	TMRIN1/PIO0	97	UZI/CLKSEL2/PIO26
23	A16	48	DT/R/PIO4	73	TMROUT1/PIO1	98	TXD/PIO27
24	A15	49	DEN/PIO5	74	TMROUT0/PIO10	99	RXD/PIO28
25	A14	50	MCS0/PIO14	75	TMRIN0/PIO11	100	SDATA/PIO21

PQFP PIN ASSIGNMENTS—Am186ER MICROCONTROLLER

(Sorted by Pin Name)

Pin Name	No.	Pin Name	No.	Pin Name	No.	Pin Name	No.
A0	40	AD5	88	GND	89	<u>5</u> 2	9
A1	39	AD6	91	HLDA	44	S6/CLKSEL1/PIO29	96
A2	37	AD7	94	HOLD	45	SCLK/PIO20	3
A3	36	AD8	79	INTO	56	SDATA/PIO21	100
A4	35	AD9	81	INT1/SELECT	55	SDEN0/PIO22	2
A5	34	AD10	83	INT2/INTA0/PIO31	54	SDEN1/PIO23	1
A6	33	AD11	85	INT3/INTA1/IRQ	53	SRDY/PIO6	46
A7	32	AD12	87	INT4/PIO30	52	TMRIN0/PIO11	75
A8	31	AD13	90	LCS/ONCE0	58	TMRIN1/PIO0	72
A9	30	AD14	93	MCS0/PIO14	50	TMROUT0/PIO10	74
A10	29	AD15	95	MCS1/PIO15	51	TMROUT1/PIO1	73
A11	28	ALE	7	MCS2/PIO24	68	TXD/PIO27	98
A12	27	ARDY	8	MCS3/RFSH/PIO25	69	UCS/ONCE1	57
A13	26	BHE/ADEN	4	NMI	47	UZI/CLKSEL2/PIO26	97
A14	25	CLKOUTA	16	PCS0/PIO16	66	V _{CC}	15
A15	24	CLKOUTB	17	PCS1/PIO17	65	V _{CC}	21
A16	23	DEN/PIO5	49	PCS2/PIO18	63	V _{CC}	38
A17/PIO7	22	DRQ0/PIO12	77	PCS3/PIO19	62	V _{CC}	61
A18/PIO8	20	DRQ1/PIO13	76	PCS5/A1/PIO3	60	V _{CC}	67
A19/PIO9	19	DT/R/PIO4	48	PCS6/A2/PIO2	59	V _{CC}	92
AD0	78	GND	12	RD	6	WHB	42
AD1	80	GND	18	RES	71	WLB	43
AD2	82	GND	41	RXD/PIO28	99	WR	5
AD3	84	GND	64	S0/SREN	11	X1	13
AD4	86	GND	70	S1/IMDIS	10	X2	14





Note: Pin 1 is marked for orientation.

PQFP PIN ASSIGNMENTS—Am188ER MICROCONTROLLER


(Sorted by Pin Number)

Pin No.	Name	Pin No.	Name	Pin No.	Name	Pin No.	Name
1	SDEN1/PIO23	26	A13	51	MCS1/PIO15	76	DRQ1/PIO13
2	SDEN0/PIO22	27	A12	52	INT4/PIO30	77	DRQ0/PIO12
3	SCLK/PIO20	28	A11	53	INT3/INTA1/IRQ	78	AD0
4	RFSH2/ADEN	29	A10	54	INT2/INTA0/PIO31	79	AO8
5	WR	30	A9	55	INT1/SELECT	80	AD1
6	RD	31	A8	56	INT0	81	AO9
7	ALE	32	A7	57	UCS/ONCE1	82	AD2
8	ARDY	33	A6	58	LCS/ONCE0	83	AO10
9	<u>5</u> 2	34	A5	59	PCS6/A2/PIO2	84	AD3
10	S1/IMDIS	35	A4	60	PCS5/A1/PIO3	85	AO11
11	S0/SREN	36	A3	61	V _{CC}	86	AD4
12	GND	37	A2	62	PCS3/PIO19	87	AO12
13	X1	38	V _{CC}	63	PCS2/PIO18	88	AD5
14	X2	39	A1	64	GND	89	GND
15	V _{CC}	40	A0	65	PCS1/PIO17	90	AO13
16	CLKOUTA	41	GND	66	PCS0/PIO16	91	AD6
17	CLKOUTB	42	GND	67	V _{CC}	92	V _{CC}
18	GND	43	WB	68	MCS2/PIO24	93	AO14
19	A19/PIO9	44	HLDA	69	MCS3/RFSH/PIO25	94	AD7
20	A18/PIO8	45	HOLD	70	GND	95	AO15
21	V _{CC}	46	SRDY/PIO6	71	RES	96	S6/CLKSEL1/PIO29
22	A17/PIO7	47	NMI	72	TMRIN1/PIO0	97	UZI/CLKSEL2/PIO26
23	A16	48	DT/R/PIO4	73	TMROUT1/PIO1	98	TXD/PIO27
24	A15	49	DEN/PIO5	74	TMROUT0/PIO10	99	RXD/PIO28
25	A14	50	MCS0/PIO14	75	TMRIN0/PIO11	100	SDATA/PIO21

PQFP PIN ASSIGNMENTS—Am188ER MICROCONTROLLER (Sorted by Pin Name)

Pin Name	No.	Pin Name	No.	Pin Name	No.	Pin Name	No.
A0	40	AD5	88	GND	89	S1/IMDIS	10
A1	39	AD6	91	HLDA	44	<u></u> <u> </u>	9
A2	37	AD7	94	HOLD	45	S6/CLKSEL1/PIO29	96
A3	36	ALE	7	INT0	56	SCLK/PIO20	3
A4	35	AO8	79	INT1/SELECT	55	SDATA/PIO21	100
A5	34	AO9	81	INT2/INTA0/PIO31	54	SDEN0/PIO22	2
A6	33	AO10	83	INT3/INTA1/IRQ	53	SDEN1/PIO23	1
A7	32	AO11	85	INT4/PIO30	52	SRDY/PIO6	46
A8	31	AO12	87	LCS/ONCE0	58	TMRIN0/PIO11	75
A9	30	AO13	90	MCS0/PIO14	50	TMRIN1/PIO0	72
A10	29	AO14	93	MCS1/PIO15	51	TMROUT0/PIO10	74
A11	28	AO15	95	MCS2/PIO24	68	TMROUT1/PIO1	73
A12	27	ARDY	8	MCS3/RFSH/PIO25	69	TXD/PIO27	98
A13	26	CLKOUTA	16	NMI	47	UCS/ONCE1	57
A14	25	CLKOUTB	17	PCS0/PIO16	66	UZI/CLKSEL2/PIO26	97
A15	24	DEN/PIO5	49	PCS1/PIO17	65	V _{CC}	15
A16	23	DRQ0/PIO12	77	PCS2/PIO18	63	V _{CC}	21
A17/PIO7	22	DRQ1/PIO13	76	PCS3/PIO19	62	V _{CC}	38
A18/PIO8	20	DT/R/PIO4	48	PCS5/A1/PIO3	60	V _{CC}	61
A19/PIO9	19	GND	12	PCS6/A2/PIO2	59	V _{CC}	67
AD0	78	GND	18	RD	6	V _{CC}	92
AD1	80	GND	41	RES	71	WB	43
AD2	82	GND	42	RFSH2/ADEN	4	WR	5
AD3	84	GND	64	RXD/PIO28	99	X1	13
AD4	86	GND	70	S0/SREN	11	X2	14

LOGIC SYMBOL—Am186ER MICROCONTROLLER




Notes:

* These signals are the normal function of a pin that can be used as a PIO. See the pin descriptions beginning on page 26 and Table 2 on page 32 for information on shared function.

** All PIO signals are shared with other physical pins.

24

LOGIC SYMBOL—Am188ER MICROCONTROLLER



Notes:

* These signals are the normal function of a pin that can be used as a PIO. See the pin descriptions beginning on page 26 and Table 2 on page 32 for information on shared function.

** All PIO signals are shared with other physical pins.

PIN DESCRIPTIONS

Pins Used by Emulators

The following pins are used by emulators: A19–A0, AO15–AO8, AD7–AD0, ALE, BHE/ADEN (on the Am186ER microcontroller), CLKOUTA, RFSH2/ADEN (on the Am188ER microcontroller), RD, S2, S1/IMDIS, S0/SREN, S6/CLKSEL1, and UZI/CLKSEL2.

Emulators require that S6/CLKSEL1 and UZI/ CLKSEL2 be configured in their normal functionality, that is, as S6 and UZI. If BHE/ADEN (on the Am186ER microcontroller) or RFSH2/ADEN (on the Am188ER microcontroller) is held Low during the rising edge of RES, S6 and UZI are configured in their normal functionality and cannot be programmed as PIOs.

A19–A0 (A19/PIO9, A18/PIO8, A17/PIO7)

Address Bus (output, three-state, synchronous)

These pins supply nonmultiplexed memory or I/O addresses to the system one-half of a CLKOUTA period earlier than the multiplexed address and data bus (AD15–AD0 on the Am186ER microcontroller or AO15–AO8 and AD7–AD0 on the Am188ER microcontroller). During a bus hold or reset condition, the address bus is in a high-impedance state.

AD7-AD0

Address and Data Bus (input/output, three-state, synchronous, level-sensitive)

These time-multiplexed pins supply partial memory or I/O addresses, as well as data, to the system. AD7–AD0 supply the low-order 8 bits of an address to the system during the first period of a bus cycle (t_1). On a write, these pins supply data to the system during the remaining periods of that cycle (t_2 , t_3 , and t_4). On a read, these pins latch data at the end of t_3 .

Also, if $\overline{S0/SREN}$ (show read enable) was pulled Low during reset or if the SR bit is set in the Internal Memory Chip Select (IMCS) Register, these pins supply the data read from internal memory during t_3 and t_4 .

On the Am186ER microcontroller, AD7–AD0 combine with AD15–AD8 to form a complete multiplexed address and 16-bit data bus.

On the Am188ER microcontroller, AD7–AD0 combine with AO15–AO8 to form a complete multiplexed address bus while AD7–AD0 is the 8-bit data bus.

The address phase of these pins can be disabled. See the $\overline{\text{ADEN}}$ description with the $\overline{\text{BHE}}/\overline{\text{ADEN}}$ pin. When $\overline{\text{WLB}}$ is negated, these pins are three-stated during t₂, t₃, and t₄.

During a bus hold or reset condition, the address and data bus are in a high-impedance state.

During a power-on reset, the address and data bus pins (AD15–AD0 for the Am186ER microcontroller, AO15–AO8 and AD7–AD0 for the Am188ER microcontroller) can also be used to load system configuration information into the internal reset configuration register. The system information is latched on the rising edge of RES.

AD15–AD8 (Am186ER Microcontroller)

Address and Data Bus (input/output, three-state, synchronous, level-sensitive)

These time-multiplexed pins supply partial memory or I/O addresses, as well as data, to the system. AD15–AD8 supply the high-order 8 bits of an address to the system during the first period of a bus cycle (t_1). On a write, these pins supply data to the system during the remaining periods of that cycle (t_2 , t_3 , and t_4). On a read, these pins latch data at the end of t_3 .

Also, if $\overline{S0/SREN}$ (show read enable) was pulled Low during reset or if the SR bit is set in the Internal Memory Chip Select (IMCS) Register, these pins supply the data read from internal memory during t_3 and t_4 .

On the Am186ER microcontroller, AD15–AD8 combine with AD7–AD0 to form a complete multiplexed address and 16-bit data bus.

The address phase of these pins can be disabled. See the $\overline{\text{ADEN}}$ description with the $\overline{\text{BHE}}/\overline{\text{ADEN}}$ pin. When $\overline{\text{WHB}}$ is negated, these pins are three-stated during t₂, t₃, and t₄.

During a bus hold or reset condition, the address and data bus is in a high-impedance state.

During a power-on reset, the address and data bus pins (AD15–AD0 for the Am186ER microcontroller, AO15–AO8 and AD7–AD0 for the Am188ER microcontroller) can also be used to load system configuration information into the internal reset configuration register. The system information is latched on the rising edge of RES.

AO15–AO8 (Am188ER Microcontroller)

Address-Only Bus (output, three-state, synchronous, level-sensitive)

On the Am188ER microcontroller, the address-only bus (AO15–AO8) contains valid high-order address bits from bus cycles t_1-t_4 . These outputs are three-stated during a bus hold or reset.

On the Am188ER microcontroller, AO15–AO8 combine with AD7–AD0 to form a complete multiplexed address bus while AD7–AD0 is the 8-bit data bus.

On the Am188ER microcontroller during a power-on reset, the AO15–AO8 and AD7–AD0 pins can also be used to load system configuration information into an internal register for later use.

ALE

Address Latch Enable (output, synchronous)

This pin indicates to the system that an address appears on the address and data bus (AD15–AD0 for the Am186ER microcontroller or AO15–AO8 and AD7– AD0 for the Am188ER microcontroller). The address is guaranteed valid on the trailing edge of ALE. This pin is three-stated during ONCE mode.

ARDY

Asynchronous Ready (input, asynchronous, level-sensitive)

This pin indicates to the microcontroller that the addressed memory space or I/O device will complete a data transfer. The ARDY pin accepts a rising edge that is asynchronous to CLKOUTA and is active High. The falling edge of ARDY must be synchronized to CLKOUTA. To always assert the ready condition to the microcontroller, tie ARDY High. If the system does not

use ARDY, tie the pin Low to yield control to SRDY.

BHE/ADEN (Am186ER Microcontroller Only)

Bus High Enable (three-state, output, synchronous) Address Enable (input, internal pullup)

BHE—During a memory access, this pin and the leastsignificant address bit (AD0 or A0) indicate to the system which bytes of the data bus (upper, lower, or both) participate in a bus cycle. The BHE/ADEN and AD0 pins are encoded as shown in Table 1.

BHE is asserted during t_1 and remains asserted through t_3 and t_W . BHE does not need to be latched. BHE is three-stated during bus hold and reset conditions.

On the Am186ER microcontroller, \overline{WLB} and \overline{WHB} implement the functionality of \overline{BHE} and AD0 for high and low byte write enables.

BHE	AD0	Type of Bus Cycle			
0	0	Word Transfer			
0	1	High Byte Transfer (Bits 15–8)			
1	0	Low Byte Transfer (Bits 7–0)			
1	1	Refresh			

Table 1. Data Byte Encoding

BHE/ADEN also signals DRAM refresh cycles when using the multiplexed address and data (AD) bus. A refresh cycle is indicated when both BHE/ADEN and AD0 are High. During refresh cycles, the A bus and the AD bus are not guaranteed to provide the same address during the address phase of the AD bus cycle. For this reason, the A0 signal cannot be used in place of the AD0 signal to determine refresh cycles. PSRAM refreshes also provide an additional RFSH signal (see the MCS3/RFSH pin description on page 29).

ADEN—If BHE/ADEN is held High or left floating during power-on reset, the address portion of the AD bus (AD15–AD0) is enabled or disabled during LCS and UCS bus cycles based on the DA bit in the LMCS and UMCS registers. If the DA bit is set, the memory address is accessed on the A19–A0 pins. This mode of operation reduces power consumption. For more information, see the Bus Operation section on page 37. There is a weak internal pullup resistor on BHE/ADEN so no external pullup is required.

If BHE/ADEN is held Low on power-on reset, the AD bus drives both addresses and data. (S6 and UZI also assume their normal functionality in this instance. See Table 2 on page 32.) The pin is sampled within three crystal clock cycles after the rising edge of RES. BHE/ADEN is three-stated during bus holds and ONCE mode.

CLKOUTA

Clock Output A (output, synchronous)

This pin supplies the internal clock to the system. Depending on the value of the Power-Save Control Register (PDCON), CLKOUTA operates at either the CPU fundamental frequency (which varies with the divide by two, times one, and times four clocking modes), the power-save frequency, or is three-stated (see Figure 10 on page 44). CLKOUTA remains active during reset and bus hold conditions.

CLKOUTB

Clock Output B (output, synchronous)

This pin supplies a clock to the system. Depending upon the value of the Power-Save Control Register (PDCON), CLKOUTB operates at either the CPU fundamental frequency (which varies with the divide by two, times one, and times four clocking modes), the power-save frequency, or is three-stated (see Figure 10 on page 44). CLKOUTB remains active during reset and bus hold conditions.

DEN/PIO5

Data Enable (output, three-state, synchronous)

This pin supplies an output enable to an external databus transceiver. $\overline{\text{DEN}}$ is asserted during memory, I/O, and interrupt acknowledge cycles. $\overline{\text{DEN}}$ is deasserted when DT/\overline{R} changes state. $\overline{\text{DEN}}$ is three-stated during a bus hold or reset condition.

DRQ1–DRQ0 (DRQ1/PIO13, DRQ0/PIO12)

DMA Requests (input, synchronous, level-sensitive)

These pins indicate to the microcontroller that an external device is ready for DMA channel 1 or channel 0 to perform a transfer. DRQ1–DRQ0 are level-triggered and internally synchronized.

The DRQ signals are not latched and must remain active until serviced.

$DT/\overline{R}/PIO4$

Data Transmit or Receive (output, three-state, synchronous)

This pin indicates which direction data should flow through an external data-bus transceiver. When DT/ \overline{R} is asserted High, the microcontroller transmits data. When this pin is deasserted Low, the microcontroller receives data. DT/ \overline{R} is three-stated during a bus hold or reset condition.

GND

Ground

The ground pins connect the system ground to the microcontroller.

HLDA

Bus Hold Acknowledge (output, synchronous)

When an external bus master requests control of the local bus (by asserting HOLD), the microcontroller completes the bus cycle in progress and then relinquishes control of the bus to the external bus master by asserting HLDA and floating DEN, RD, WR, S2–S0, AD15–AD0, S6, A19–A0, BHE, WHB, WLB, and DT/R, and then driving the chip selects UCS, LCS, MCS3–MCS0, PCS6–PCS5, and PCS3–PCS0 High.

When the external bus master has finished using the local bus, it indicates this to the microcontroller by deasserting HOLD. The microcontroller responds by deasserting HLDA.

If the microcontroller requires access to the bus (that is, for refresh), it will deassert HLDA before the external bus master deasserts HOLD. The external bus master must be able to deassert HOLD and allow the microcontroller access to the bus. See the timing diagrams for bus hold on page 103. This pin is three-stated during ONCE mode.

HOLD

Bus Hold Request (input, synchronous, level-sensitive)

This pin indicates to the microcontroller that an external bus master needs control of the local bus. For more information, see the HLDA pin description. The Am186ER and Am188ER microcontrollers' HOLD latency time, the time between HOLD request and HOLD acknowledge, is a function of the activity occurring in the processor when the HOLD request is received. A HOLD request is second only to DRAM refresh requests in priority of activity requests received by the processor. This implies that if a HOLD request is received just as a DMA transfer begins, the HOLD latency can be as great as four bus cycles. This occurs if a DMA word transfer operation is taking place (Am186ER microcontroller only) from an odd address to an odd address. This is a total of 16 clock cycles or more if wait states are required. In addition, if locked transfers are performed, the HOLD latency time is increased by the length of the locked transfer.

INT0

Maskable Interrupt Request 0 (input, asynchronous)

This pin indicates to the microcontroller that an interrupt request has occurred. If the INT0 pin is not masked, the microcontroller transfers program execution to the location specified by the INT0 vector in the microcontroller interrupt vector table.

Interrupt requests are synchronized internally and can be edge-triggered or level-triggered. To guarantee interrupt recognition, the requesting device must continue asserting INTO until the request is acknowledged.

INT1/SELECT

Maskable Interrupt Request 1 (input, asynchronous)

Slave Select (input, asynchronous)

INT1—This pin indicates to the microcontroller that an interrupt request has occurred. If INT1 is not masked, the microcontroller transfers program execution to the location specified by the INT1 vector in the microcontroller interrupt vector table.

Interrupt requests are synchronized internally and can be edge-triggered or level-triggered. To guarantee interrupt recognition, the requesting device must continue asserting INT1 until the request is acknowledged.

SELECT—When the microcontroller interrupt control unit is operating as a slave to an external master interrupt controller, this pin indicates to the microcontroller that an interrupt type appears on the address and data bus. The INT0 pin must indicate to the microcontroller that an interrupt has occurred before the SELECT pin indicates to the microcontroller that the interrupt type appears on the bus.

INT2/INTA0/PIO31

Maskable Interrupt Request 2 (input, asynchronous) Interrupt Acknowledge 0 (output, synchronous)

INT2—This pin indicates to the microcontroller that an interrupt request has occurred. If the INT2 pin is not masked, the microcontroller transfers program execution to the location specified by the INT2 vector in the microcontroller interrupt vector table.

Interrupt requests are synchronized internally and can be edge-triggered or level-triggered. To guarantee interrupt recognition, the requesting device must continue asserting INT2 until the request is acknowledged. INT2 becomes INTA0 when INT0 is configured in cascade mode.

INTAO—When the microcontroller interrupt control unit is operating in cascade mode, this pin indicates to the system that the microcontroller needs an interrupt type to process the interrupt request on INT0. The peripheral issuing the interrupt request must provide the microcontroller with the corresponding interrupt type.

INT3/INTA1/IRQ

Maskable Interrupt Request 3 (input, asynchronous) Interrupt Acknowledge 1 (output, synchronous) Slave Interrupt Request (output, synchronous)

INT3—This pin indicates to the microcontroller that an interrupt request has occurred. If the INT3 pin is not masked, the microcontroller then transfers program execution to the location specified by the INT3 vector in the microcontroller interrupt vector table.

Interrupt requests are synchronized internally, and can be edge-triggered or level-triggered. To guarantee interrupt recognition, the requesting device must continue asserting INT3 until the request is acknowledged. INT3 becomes INTA1 when INT1 is configured in cascade mode.

INTA1—When the microcontroller interrupt control unit is operating in cascade mode, this pin indicates to the system that the microcontroller needs an interrupt type to process the interrupt request on INT1. The peripheral issuing the interrupt request must provide the microcontroller with the corresponding interrupt type.

IRQ—When the microcontroller interrupt control unit is operating as a slave to an external master interrupt controller, this pin lets the microcontroller issue an interrupt request to the external master interrupt controller.

INT4/PIO30

Maskable Interrupt Request 4 (input, asynchronous)

This pin indicates to the microcontroller that an interrupt request has occurred. If the INT4 pin is not masked, the microcontroller then transfers program execution to the location specified by the INT4 vector in the microcontroller interrupt vector table.

Interrupt requests are synchronized internally and can be edge-triggered or level-triggered. To guarantee interrupt recognition, the requesting device must continue asserting INT4 until the request is acknowledged.

LCS/ONCE0

Lower Memory Chip Select (output, synchronous, internal pullup)

ONCE Mode Request 0 (input)

LCS—This pin indicates to the system that a memory access is in progress to the lower memory block. The size of the lower memory block is programmable up to 512 Kbyte. LCS is held High during a bus hold condition.

ONCE0—During reset, this pin and <u>ONCE1</u> indicate to the microcontroller the mode in which it should operate. <u>ONCE0</u> and <u>ONCE1</u> are sampled on the rising edge of <u>RES</u>. If both pins are asserted Low, the microcontroller enters ONCE mode; otherwise, it operates normally.

In ONCE mode, all pins assume a high-impedance state and remain in that state until a subsequent reset occurs. To guarantee that the microcontroller does not inadvertently enter ONCE mode, ONCE0 has a weak internal pullup resistor that is active only during reset.

MCS3/RFSH/PIO25

Midrange Memory Chip Select 3 (output, synchronous, internal pullup) Automatic Refresh (output, synchronous)

MCS3—This pin indicates to the system that a memory access is in progress to the fourth region of the midrange memory block. The base address and size of the midrange memory block are programmable. MCS3 is held High during a bus hold condition. In addition, this pin has a weak internal pullup resistor that is active during reset.

RFSH—This pin provides a signal timed for auto refresh to PSRAM devices. It is only enabled to function as a refresh pulse when the PSRAM mode bit is set in the LMCS Register. An active Low pulse is generated for 1.5 clock cycles with an adequate deassertion period to ensure that overall auto refresh cycle time is met.

MCS2-MCS0 (MCS2/PIO24, MCS1/PIO15, MCS0/PIO14)

Midrange Memory Chip Selects (output, synchronous, internal pullup)

These pins indicate to the system that a memory access is in progress to the corresponding region of the midrange memory block. The base address and size of the midrange memory block are programmable. MCS2-MCS0 are held High during a bus hold condition. In addition, they have weak internal pullup resistors that are active during reset. Unlike the UCS and LCS chip selects, the MCS outputs assert with the multiplexed AD address bus.

NMI

Nonmaskable Interrupt (input, synchronous, edgesensitive)

This pin indicates to the microcontroller that an interrupt request has occurred. The NMI signal is the highest priority hardware interrupt and, unlike the INT4–INT0 pins, cannot be masked. The microcontroller always transfers program execution to the location specified by the nonmaskable interrupt vector in the microcontroller interrupt vector table when NMI is asserted.

Although NMI is the highest priority interrupt source, it does not participate in the priority resolution process of the maskable interrupts. There is no bit associated with NMI in the interrupt in-service or interrupt request registers. This means that a new NMI request can interrupt an executing NMI interrupt service routine. As with all hardware interrupts, the IF (interrupt flag) is cleared when the processor takes the interrupt, disabling the maskable interrupt sources. However, if maskable interrupts are reenabled by software in the NMI interrupt service routine, via the STI instruction for example, an NMI currently in service will not have any effect on the priority resolution of maskable interrupt requests. For this reason, it is strongly advised that the interrupt service routine for NMI does not enable the maskable interrupts.

An NMI transition from Low to High is latched and synchronized internally, and it initiates the interrupt at the next instruction boundary. To guarantee that the interrupt is recognized, the NMI pin must be asserted for at least one CLKOUTA period. Because NMI is rising edge sensitive, holding the pin High during reset has no effect on program execution.

PCS3-PCS0 (PCS3/PIO19, PCS2/PIO18, PCS1/PIO17, PCS0/PIO16)

Peripheral Chip Selects (output, synchronous)

These pins indicate to the system that a memory access is in progress to the corresponding region of the peripheral memory block (either I/O or memory address space). The base address of the peripheral memory block is programmable. PCS3–PCS0 are held High during a bus hold condition. They are also held High during reset.

PCS4 is not available on the Am186ER and Am188ER microcontrollers.

Unlike the UCS/LCS chip selects, the PCS outputs assert with the multiplexed AD address bus. Note also that each peripheral chip select asserts over a 256-byte address range, which is twice the address range covered by peripheral chip selects in the 80C186/80C188 microcontrollers.

PCS5/A1/PIO3

Peripheral Chip Select 5 (output, synchronous) Latched Address Bit 1 (output, synchronous)

PCS5—This pin indicates to the system that a memory access is in progress to the sixth region of the peripheral memory block (either I/O or memory address space). The base address of the peripheral memory block is programmable. PCS5 is held High during a bus hold condition. It is also held High during reset.

Unlike the UCS and LCS chip selects, the PCS outputs assert with the multiplexed AD address bus. Note also that each peripheral chip select asserts over a 256-byte address range, which is twice the address range covered by peripheral chip selects in the 80C186 and 80C188 microcontrollers.

A1—When the EX bit in the $\overline{\text{MCS}}$ and $\overline{\text{PCS}}$ auxiliary register is 0, this pin supplies an internally latched address bit 1 to the system. During a bus hold condition, A1 retains its previously latched value.

PCS6/A2/PIO2

Peripheral Chip Select 6 (output, synchronous) Latched Address Bit 2 (output, synchronous)

PCS6—This pin indicates to the system that a memory access is in progress to the seventh region of the peripheral memory block (either I/O or memory address space). The base address of the peripheral memory block is programmable. PCS6 is held High during a bus hold condition or reset.

Unlike the $\overline{\text{UCS}}$ and $\overline{\text{LCS}}$ chip selects, the $\overline{\text{PCS}}$ outputs assert with the multiplexed AD address bus. Note also that each peripheral chip select asserts over a 256-byte address range, which is twice the address

range covered by peripheral chip selects in earlier generations of the Am186/Am188 microcontrollers.

A2—When the EX bit in the $\overline{\text{MCS}}$ and $\overline{\text{PCS}}$ auxiliary register is 0, this pin supplies an internally latched address bit 2 to the system. During a bus hold condition, A2 retains its previously latched value.

PIO31-PIO0 (Shared)

Programmable I/O Pins (input/output, asynchronous, open-drain)

The Am186ER and Am188ER microcontrollers provide 32 individually programmable I/O pins. Each PIO can be programmed with the following attributes: PIO function (enabled/disabled), direction (input/output), and weak pullup or pulldown.

On the Am186ER and Am188ER microcontrollers, the internal pullup resistor has a value of approximately 100 kohms. The internal pulldown resistor has a value of approximately 100 kohms.

The pins that are multiplexed with PIO31–PIO0 are listed in Table 2 and Table 3 on page 32.

After power-on reset, the PIO pins default to various configurations. The column titled *Power-On Reset Status* in Table 2 and Table 3 lists the defaults for the PIOs. The system initialization code must reconfigure any PIOs as required.

If PIO29 (S6/CLKSEL1) is to be used in input mode, the input device must not drive PIO29 Low during poweron reset. The pin defaults to a PIO input with pullup, so it does not need to be driven High externally.

The A19–A17 address pins default to normal operation on power-on reset, allowing the processor to correctly begin fetching instructions at the boot address FFFF0h. The DT/ \overline{R} , DEN, and SRDY pins also default to normal operation on power-on reset.

RD

Read Strobe (output, synchronous, three-state)

This pin indicates to the system that the microcontroller is performing a memory or I/O read cycle. \overline{RD} is guaranteed not to be asserted before the address and data bus is floated during the address-to-data transition. \overline{RD} is three-stated during bus holds and ONCE mode.

RES

Reset (input, asynchronous, level-sensitive)

This pin requires the microcontroller to perform a reset. When $\overline{\text{RES}}$ is asserted, the microcontroller immediately terminates its present activity, clears its internal logic, and CPU control is transferred to the reset address FFFF0h.

RES must be held Low for at least 1 ms.

RES can be asserted asynchronously to CLKOUTA because RES is synchronized internally. For proper initialization, V_{CC} must be within specifications, and CLKOUTA must be stable for more than four CLKOUTA periods during which RES is asserted.

The microcontroller begins fetching instructions approximately 6.5 CLKOUTA periods after RES is deasserted. This input is provided with a Schmitt trigger to facilitate power-on RES generation via an RC network.

RFSH2/ADEN (Am188ER Microcontroller Only)

Refresh 2 (three-state, output, synchronous) Address Enable (input, internal pullup)

RFSH2—Asserted Low to signify a DRAM refresh bus cycle. The use of RFSH2/ADEN to signal a refresh is not valid when PSRAM mode is selected. Instead, the MCS3/RFSH signal is provided to the PSRAM. During reset, this pin is a pullup. This pin is three-stated during bus holds and ONCE mode.

ADEN—If RFSH2/ADEN is held High or left floating on power-on reset, the AD bus (AO15–AO8 and AD7– AD0) is enabled or disabled during the address portion of LCS and UCS bus cycles based on the DA bit in the LMCS and UMCS registers. If the DA bit is set, the memory address is accessed on the A19–A0 pins. This mode of operation reduces power consumption. For more information, see the Bus Operation section on page 37. There is a weak internal pullup resistor on RFSH2/ADEN so no external pullup is required.

If RFSH2/ADEN is held Low on power-on reset, the AD bus drives both addresses and data. (S6 and UZI also assume their normal functionality in this instance. See Table 2 and Table 3 on page 32.) The pin is sampled within three crystal clock cycles after the rising edge of RES. RFSH2/ADEN is three-stated during bus holds and ONCE mode.

RXD/PIO28

Receive Data (input, asynchronous)

This pin supplies asynchronous serial receive data from the system to the internal UART of the microcontroller.

S2

Bus Cycle Status (output, three-state, synchronous)

S2—This pin indicates to the system the type of bus cycle in progress. $\overline{S2}$ can be used as a logical memory or I/O indicator. $\overline{S2}$ — $\overline{S0}$ are three-stated during bus holds, hold acknowledges, and ONCE mode. During reset, these pins are pullups. The $\overline{S2}$ – $\overline{S0}$ pins are encoded as shown in Table 4 on page 33.

Table 2. Numeric PIO Pin Assignments

PIO No	Associated Pin	Power-On Reset Status
0	TMRIN1	Input with pullup
1	TMROUT1	Input with pulldown
2	PCS6/A2	Input with pullup
3	PCS5/A1	Input with pullup
4	DT/R	Normal operation ⁽³⁾
5	DEN	Normal operation ⁽³⁾
6	SRDY	Normal operation ⁽⁴⁾
7 ⁽¹⁾	A17	Normal operation ⁽³⁾
8(1)	A18	Normal operation ⁽³⁾
9 ⁽¹⁾	A19	Normal operation ⁽³⁾
10	TMROUT0	Input with pulldown
11	TMRIN0	Input with pullup
12	DRQ0	Input with pullup
13	DRQ1	Input with pullup
14	MCS0	Input with pullup
15	MCS1	Input with pullup
16	PCS0	Input with pullup
17	PCS1	Input with pullup
18	PCS2	Input with pullup
19	PCS3	Input with pullup
20	SCLK	Input with pullup
21	SDATA	Input with pullup
22	SDEN0	Input with pulldown
23	SDEN1	Input with pulldown
24	MCS2	Input with pullup
25	MCS3/RFSH	Input with pullup
26 ^(1,2)	UZI/CLKSEL2	Input with pullup
27	TXD	Input with pullup
28	RXD	Input with pullup
29 ^(1,2)	S6/CLKSEL1	Input with pullup
30	INT4	Input with pullup
31	INT2	Input with pullup

Notes:

- 1. These pins are used by emulators. (Emulators also use 32–30, RES, NMI, CLKOUTA, BHE, ALE, AD15–AD0, and A16–A0.)
- 2. These pins revert to normal operation if BHE/ADEN (Am186ER microcontroller) or RFSH2/ADEN (Am188ER microcontroller) is held Low during power-on reset.
- 3. When used as a PIO, input with pullup option available.
- 4. When used as a PIO, input with pulldown option available.

Table 3. Alphabetic PIO Pin Assignments

Associated Pin	PIO No	Power-On Reset Status
A17 ⁽¹⁾	7	Normal operation ⁽³⁾
A18 ⁽¹⁾	8	Normal operation ⁽³⁾
A19 ⁽¹⁾	9	Normal operation ⁽³⁾
DEN	5	Normal operation ⁽³⁾
DRQ0	12	Input with pullup
DRQ1	13	Input with pullup
DT/R	4	Normal operation ⁽³⁾
INT2	31	Input with pullup
INT4	30	Input with pullup
MCS0	14	Input with pullup
MCS1	15	Input with pullup
MCS2	24	Input with pullup
MCS3/RFSH	25	Input with pullup
PCS0	16	Input with pullup
PCS1	17	Input with pullup
PCS2	18	Input with pullup
PCS3	19	Input with pullup
PCS5/A1	3	Input with pullup
PCS6/A2	2	Input with pullup
RXD	28	Input with pullup
S6/CLKSEL1 ^(1,2)	29	Input with pullup
SCLK	20	Input with pullup
SDATA	21	Input with pullup
SDEN0	22	Input with pulldown
SDEN1	23	Input with pulldown
SRDY	6	Normal operation ⁽⁴⁾
TMRIN0	11	Input with pullup
TMRIN1	0	Input with pullup
TMROUT0	10	Input with pulldown
TMROUT1	1	Input with pulldown
TXD	27	Input with pullup
UZI/CLKSEL2 ^(1,2)	26	Input with pullup

Notes:

- 1. These pins are used by emulators. (Emulators also use \$2-\$50, RE\$, NMI, CLKOUTA, BHE, ALE, AD15-AD0, and A16-A0.)
- 2. These pins revert to normal operation if BHE/ADEN (Am186ER microcontroller) or RFSH2/ADEN (Am188ER microcontroller) is held Low during power-on reset.
- 3. When used as a PIO, input with pullup option available.
- 4. When used as a PIO, input with pulldown option available.

S1/IMDIS

Bus Cycle Status (output, three-state, synchronous)

Internal Memory Disable (input, internal pullup)

S1—This pin indicates to the system the type of bus cycle in progress. S1 can be used as a data transmit or receive indicator. S2–S0 are three-stated during bus holds, hold acknowledges, and ONCE mode. During reset, these pins are pullups. The S2–S0 pins are encoded as shown in Table 4 on page 33.

IMDIS—If asserted during reset, this pin disables internal memory. Internal memory disable mode is provided for emulation and debugging purposes.

S0/SREN

Bus Cycle Status (output, three-state, synchronous)

Show Read Enable (input, internal pullup)

S0—This pin indicates to the system the type of bus cycle in progress. $\overline{S2}$ — $\overline{S0}$ are three-stated during bus holds, hold acknowledges, and ONCE mode. During reset, these pins are pullups. The $\overline{S2}$ — $\overline{S0}$ pins are encoded as shown in Table 4 on page 33.

SREN—If asserted during reset, this pin enables data read from internal memory to be shown/driven on the AD15–AD0 bus. Note that if a byte read is being shown, the unused byte will also be driven on the AD15–AD0 bus. This mode is provided for emulation and debugging purposes.

<u></u> <u> </u>	<u></u> <u> </u>	<u></u> 50	Bus Cycle
0	0	0	Interrupt acknowledge
0	0	1	Read data from I/O
0	1	0	Write data to I/O
0	1	1	Halt
1	0	0	Instruction fetch
1	0	1	Read data from memory
1	1	0	Write data to memory
1	1	1	None (passive)

Table 4. Bus Cycle Encoding

S6/CLKSEL1/PIO29

Bus Cycle Status Bit 6 (output, synchronous) Clock Select 1 (input, internal pullup)

S6—During the second and remaining periods of a cycle (t_2 , t_3 , and t_4), this pin is asserted High to indicate a DMA-initiated bus cycle. During a bus hold or reset condition, S6 is three-stated.

CLKSEL1—The clocking mode of the Am186ER and Am188ER microcontrollers is controlled by UZI/ CLKSEL2/PIO26 and S6/CLKSEL1/PIO29. Both CLKSEL2 and CLKSEL1 are held High during poweron reset because of an internal pullup resistor. This is the default clocking mode—Times Four. If CLKSEL1 is held Low during power-on reset, the chip enters the Divide by Two clocking mode where the fundamental clock is derived by dividing the external clock input by 2. If Divide by Two mode is selected, the PLL is disabled. This pin is latched within three crystal clock cycles after the rising edge of RES. Refer to Reset Waveforms on page 102 and Signals Related to Reset Waveforms on page 102 to determine signal hold times. See Table 5 on page 35 for more information on the clocking modes.

If S6 is used as PIO29 in input mode, the device driving PIO29 must not drive the pin Low during power-on reset. S6/CLKSEL1/PIO29 defaults to a PIO input with pullup, so the pin does not need to be driven High externally.

SCLK/PIO20

Serial Clock (output, synchronous)

This pin supplies the synchronous serial interface (SSI) clock to a slave device, allowing transmit and receive operations to be synchronized between the microcontroller and the slave. SCLK is derived from the microcontroller internal clock and then divided by 2, 4, 8, or 16 depending on register settings.

An access to any of the SSR or SSD registers activates SCLK for eight SCLK cycles (see Figure 13 and Figure 14 on page 52). When SCLK is inactive, it is held High by the microcontroller. SCLK is three-stated during ONCE mode.

SDATA/PIO21

Serial Data (input/output, synchronous)

This pin transmits and receives synchronous serial interface (SSI) data to and from a slave device. When SDATA is inactive, a weak keeper holds the last value of SDATA on the pin.

SDEN1/PIO23, SDEN0/PIO22

Serial Data Enables (output, synchronous)

These pins enable data transfers on port 1 and port 0 of the synchronous serial interface (SSI). The microcontroller asserts either SDEN1 or SDEN0 at the beginning of a transfer and deasserts it after the transfer is complete. When SDEN1–SDEN0 are inactive, they are held Low by the microcontroller. SDEN1–SDEN0 are three-stated during ONCE mode.

SRDY/PIO6

Synchronous Ready (input, synchronous, level-sensitive)

This pin indicates to the microcontroller that the addressed memory space or I/O device will complete a data transfer. The SRDY pin accepts an active High input synchronized to CLKOUTA.

Using SRDY instead of ARDY allows a relaxed system timing because of the elimination of the one-half clock period required to internally synchronize ARDY. To always assert the ready condition to the microcontroller, tie SRDY High. If the system does not use SRDY, tie the pin Low to yield control to ARDY.

TMRIN0/PIO11

Timer Input 0 (input, synchronous, edge-sensitive)

This pin supplies a clock or control signal to the internal microcontroller timer 0. After internally synchronizing a Low-to-High transition on TMRIN0, the microcontroller increments the timer. TMRIN0 must be tied High if not being used.

TMRIN1/PIO0

Timer Input 1 (input, synchronous, edge-sensitive)

This pin supplies a clock or control signal to the internal microcontroller timer 1. After internally synchronizing a Low-to-High transition on TMRIN1, the microcontroller increments the timer. TMRIN1 must be tied High if not being used.

TMROUT0/PIO10

Timer Output 0 (output, synchronous)

This pin supplies the system with either a single pulse or a continuous waveform with a programmable duty cycle.

TMROUT1/PIO1

Timer Output 1 (output, synchronous)

This pin supplies the system with either a single pulse or a continuous waveform with a programmable duty cycle. TMROUT1 can also be programmed as a watchdog timer.

TXD/PIO27

Transmit Data (output, asynchronous)

This pin supplies asynchronous serial transmit data to the system from the internal UART of the microcontroller.

UCS/ONCE1

Upper Memory Chip Select (output, synchronous) ONCE Mode Request 1 (input, internal pullup)

UCS—This pin indicates to the system that a memory access is in progress to the upper memory block. The base address and size of the upper memory block are programmable up to 512 Kbyte. UCS is held High during a bus hold condition.

After power-on reset, UCS is asserted because the microcontroller begins executing at FFFF0h and the default configuration for the UCS chip select is 64 Kbyte from F0000h to FFFFFh.

ONCE1—During reset, this pin and <u>ONCE0</u> indicate to the microcontroller the mode in which it should operate. <u>ONCE0</u> and <u>ONCE1</u> are sampled on the rising edge of RES. If both pins are asserted Low, the microcontroller enters ONCE mode. Otherwise, it operates normally. In ONCE mode, all pins assume a high-impedance state and remain in that state until a subsequent reset occurs. To guarantee the microcontroller does not inadvertently enter ONCE mode, <u>ONCE1</u> has a weak internal pullup resistor that is active only during a reset.

UZI/CLKSEL2/PIO26

Upper Zero Indicate (output, synchronous)

UZI—This pin lets the designer determine if an access to the interrupt vector table is in progress by ORing it with bits 15–10 of the address and data bus (AD15– AD10 on the Am186ER microcontroller and AO15– AO10 on the Am188ER microcontroller). UZI is the logical AND of the inverted A19–A16 bits. UZI asserts in the first period of a bus cycle and is held throughout the cycle. UZI/CLKSEL2 is three-stated during bus holds and ONCE mode.

CLKSEL2—The clocking mode of the Am186ER and Am188ER microcontrollers is controlled by UZI/ CLKSEL2/PIO26 and S6/CLKSEL1/PIO29 during reset. Both CLKSEL2 and CLKSEL1 are held High during power-on reset because of an internal pullup resistor. This is the default clocking mode—Times Four, which is used if neither clock select is asserted Low during reset.

If CLKSEL2 is held Low during power-on reset, the microcontroller enters Times One mode.

This pin is latched within three crystal clock cycles after the rising edge of RES. Refer to Reset Waveforms on page 102 and Signals Related to Reset Waveforms on page 102 to determine signal hold times. Note that clock selection must be stable four clock cycles prior to exiting reset (that is, RES going High). See Table 5 for specifics on the clocking modes and how to specify them. UZI/CLKSEL2 is three-stated during bus holds and ONCE mode.

CLKSEL2	CLKSEL1	Clocking Mode
Н	Н	Times Four
Н	L	Divide by Two
L	н	Times One
L	L	Reserved ¹

Note:

1. The reserved clocking mode should not be used. Entering the reserved clocking mode may cause unpredictable system behavior.

v_{cc}

Power Supply (input)

These pins supply power (+3.3 V) to the microcontroller.

WHB (Am186ER Microcontroller Only)

Write High Byte (output, three-state, synchronous)

This pin and $\overline{\text{WLB}}$ indicate to the system which bytes of the data bus (upper, lower, or both) participate in a write cycle. In 80C186 designs, this information is provided by BHE, AD0, and $\overline{\text{WR}}$. However, by using $\overline{\text{WHB}}$ and $\overline{\text{WLB}}$, the standard system interface logic and external address latch that were required are eliminated.

WHB is asserted with AD15–AD8. WHB is the logical OR of $\overline{\text{BHE}}$ and $\overline{\text{WR}}$. During reset, this pin is a pullup. This pin is three-stated during bus holds and ONCE mode.

WLB (Am186ER Microcontroller Only) WB (Am188ER Microcontroller Only)

Write Low Byte (output, three-state, synchronous) Write Byte (output, three-state, synchronous)

WLB—This pin and WHB indicate to the system which bytes of the data bus (upper, lower, or both) participate in a write cycle. In 80C186 designs, this information is provided by BHE, AD0, and WR. However, by using WHB and WLB, the standard system interface logic and external address latch that were required are eliminated.

 $\overline{\text{WLB}}$ is asserted with AD7–AD0. $\overline{\text{WLB}}$ is the logical OR of A0 and $\overline{\text{WR}}$. This pin is three-stated during bus holds and ONCE mode.

WB—On the Am188ER microcontroller, this pin indicates a write to the bus. WB uses the same early timing as the nonmultiplexed address bus. WB is associated with AD7–AD0. This pin is three-stated during bus holds and ONCE mode.

WR

Write Strobe (output, synchronous)

This pin indicates to the system that the data on the bus is to be written to a memory or I/O device. WR is three-stated during a bus hold or reset condition.

X1

Crystal Input (input)

This pin and the X2 pin provide connections for a fundamental mode crystal used by the internal oscillator circuit. If providing an external clock source, connect the source to X1 and ground X2. Unlike the rest of the pins on the Am186ER and Am188ER microcontrollers, X1 is not 5-V tolerant and has a maximum input equal to V_{CC} .

X2

Crystal Output (output)

This pin and the X1 pin provide connections for a fundamental mode crystal used by the internal oscillator circuit. If providing an external clock source, connect the source to X1 and ground X2. Unlike the rest of the pins on the Am186ER and Am188ER microcontrollers, X2 is not 5-V tolerant.

FUNCTIONAL DESCRIPTION

The Am186ER and Am188ER microcontrollers are based on the architecture of the original Am186 and Am188 microcontrollers and they function in the enhanced mode of the Am186 and Am188 microcontrollers. Enhanced mode includes system features such as power-save control.


Each of the 8086, 8088, 80186, and 80188 microcontrollers contains the same basic set of registers, instructions, and addressing modes. The Am186ER and Am188ER microcontrollers are backward compatible with the 80C186/80C188 and Am186/Am188 microcontrollers.

A full description of the Am186ER and Am188ER microcontrollers' registers and instructions is included in the *Am186ER and Am188ER Microcontrollers User's Manual*, order #21684.

Memory Organization

Memory is organized in sets of segments. Each segment is a linear contiguous sequence of 64K (2¹⁶) 8-bit bytes. Memory is addressed using a two-component address consisting of a 16-bit segment value and a 16-bit offset. The 16-bit segment values are contained in one of four internal segment registers (CS, DS, SS, or ES). The physical address is calculated by shifting the segment value left by 4 bits and adding the 16-bit offset value to yield a 20-bit physical address (see Figure 3). This allows for a 1-Mbyte physical address size.

All instructions that address operands in memory must specify the segment value and the 16-bit offset value. For speed and compact instruction encoding, the segment register used for physical address generation is implied by the addressing mode used (see Table 6).





I/O Space

The I/O space consists of 64K 8-bit or 32K 16-bit ports. Separate instructions (IN, INS and OUT, OUTS) address the I/O space with either an 8-bit port address specified in the instruction, or a 16-bit port address in the DX register. Eight-bit port addresses are zeroextended such that A15–A8 are Low.

	v	5
Memory Reference Needed	Segment Register Used	Implicit Segment Selection Rule
Instructions	Code (CS)	Instructions (including immediate data)
Local Data	Data (DS)	All data references
Stack	Stack (SS)	All stack pushes and pops; any memory references that use BP Register
External Data (Global)	Extra (ES)	All string instruction references that use the DI Register as an index

 Table 6.
 Segment Register Selection Rules

BUS OPERATION

The industry-standard 80C186/80C188 microcontrollers use a multiplexed address and data (AD) bus. The address is present on the AD bus only during the t_1 clock phase. The Am186ER and Am188ER microcontrollers continue to provide the multiplexed AD bus and, in addition, provide a nonmultiplexed address (A) bus. The A bus provides an address to the system for the complete bus cycle (t_1-t_4).

For systems where power consumption is a concern, the address can be disabled from being driven on the AD bus on the Am186ER microcontroller and on the AD and AO buses on the Am188ER microcontroller during the normal address portion of the bus cycle for accesses to UCS and/or LCS address spaces. In this mode, the affected bus is placed in a high-impedance state during the address portion of the bus cycle. This feature is enabled through the DA bits in the UMCS and LMCS registers. When address disable is in effect, the number of signals that assert on the bus during all normal bus cycles to the associated address space is reduced, thus decreasing power consumption, reducing processor switching noise, and preventing bus contention with memory devices and peripherals when operating at high clock rates. On the Am188ER microcontroller, the address is driven on A015-A08 during the data portion of the bus cycle, regardless of the setting of the DA bits.

If the ADEN pin is pulled Low during processor reset, the value of the DA bits in the UMCS and LMCS registers is ignored and the address is driven on the AD bus for all accesses, thus preserving the industrystandard 80C186 and 80C188 microcontrollers' multiplexed address bus and providing support for existing emulation tools.

Figure 4 on page 38 shows the affected signals during a normal read or write operation for an Am186ER microcontroller. The address and data will be multiplexed onto the AD bus.

Figure 5 on page 38 shows an Am186ER microcontroller bus cycle when address bus disable is in effect. This results in having the AD bus operate in a nonmultiplexed data-only mode. The A bus will have the address during a read or write operation.

Figure 6 on page 39 shows the affected signals during a normal read or write operation for an Am188ER microcontroller. The multiplexed address/data mode is compatible with the 80C188 microcontrollers and might be used to take advantage of existing logic or peripherals.

Figure 7 on page 39 shows an Am188ER microcontroller bus cycle when address bus disable is in effect. The address and data is not multiplexed. The AD7–AD0 signals will have only data on the bus, while the A bus will have the address during a read or write operation. The AO bus will also have the address during t_2-t_4 .

BUS INTERFACE UNIT

The bus interface unit controls all accesses to external peripherals and memory devices. External accesses include those to memory devices, as well as those to memory-mapped and I/O-mapped peripherals and the peripheral control block. The Am186ER and Am188ER microcontrollers provide an enhanced bus interface unit with the following features:

- A nonmultiplexed address bus
- Separate byte write enables for high and low bytes on the Am186ER microcontroller and a write enable on the Am188ER microcontroller
- Pseudo Static RAM (PSRAM) support

The standard 80C186/80C188 multiplexed address and data bus requires system interface logic and an external address latch. On the Am186ER and Am188ER microcontrollers, new byte write enables, PSRAM control logic, and a new nonmultiplexed address bus can reduce design costs by eliminating this external logic.

Nonmultiplexed Address Bus

The nonmultiplexed address bus (A19–A0) is valid one-half CLKOUTA cycle in advance of the address on the AD bus. When used in conjunction with the modified UCS and LCS outputs and the byte write enable signals, the A19–A0 bus provides a seamless interface to external SRAM, PSRAM, and Flash/ EPROM memory systems.

Byte Write Enables

The Am186ER microcontroller provides the $\overline{\text{WHB}}$ (Write High Byte) and $\overline{\text{WLB}}$ (Write Low Byte) signals which act as byte write enables. The Am188ER microcontroller provides the WB (Write Byte) signal which acts as a write enable.


WHB is the logical AND of BHE and WR. WHB is Low when both BHE and WR are Low. WLB is the logical AND of A0 and WR. WLB is Low when A0 and WR are both Low. WB is Low whenever a byte is written by the Am188ER microcontroller.

The byte write enables are driven in conjunction with the nonmultiplexed address bus as required for the write timing requirements of common SRAMs.

Output Enable

The Am186ER and Am188ER microcontrollers provide the $\overline{\text{RD}}$ (Read) signal which acts as an output enable.

The $\overline{\text{RD}}$ signal is Low when a word or byte is read by the Am186ER or Am188ER microcontroller.








Figure 5. Am186ER Microcontroller—Address Bus Disable In Effect

Am186[™]ER and Am188[™]ER Microcontrollers

38









Pseudo Static RAM (PSRAM) Support

The Am186ER and Am188ER microcontrollers support the use of PSRAM devices in low memory chip-select (LCS) space only. When PSRAM mode is enabled, the timing for the LCS signal is modified by the chip-select control unit to provide a \overline{CS} precharge period during PSRAM accesses. The 40-MHz timing of the Am186ER and Am188ER microcontrollers is appropriate to allow 70-ns PSRAM to run with one wait state. PSRAM mode is enabled through a bit in the Low Memory Chip-Select (LMCS) Register. The PSRAM feature is disabled on CPU reset.

In addition to the LCS timing changes for PSRAM precharge, the PSRAM devices also require periodic refresh of all internal row addresses to retain their data. Although refresh of PSRAM can be accomplished several ways, the Am186ER and Am188ER microcontrollers implement auto refresh only.

The Am186ER and Am188ER microcontrollers generate RFSH, a refresh signal, to the PSRAM devices when PSRAM mode is enabled. No refresh address is required by the PSRAM when using the auto refresh mechanism. The RFSH signal is multiplexed with the MCS3 signal pin. When PSRAM mode is enabled, MCS3 is not available for use as a chip-select signal.

The refresh control unit must be programmed before accessing PSRAM in LCS space. The refresh counter in the Clock Prescaler (CDRAM) Register must be configured with the required refresh interval value. The refresh counter reload value in the CDRAM Register should not be set to less than 18 (12h) in order to provide time for processor cycles between refreshes. The refresh address counter must be set to 000000h to prevent the MCS3–MCS0 or PCS6–PCS0 chip selects from asserting. UCS may randomly assert during a PSRAM refresh.

LCS is held High and the A bus is not used during refresh cycles. The LMCS Register must be configured to external ready ignored (R2 = 1) with one wait state (R1–R0 = 01b), and the PSRAM mode enable bit (SE) must be set. The ending address of LCS space in the LMCS Register must also be programmed.

PERIPHERAL CONTROL BLOCK (PCB)

The integrated peripherals of the Am186ER and Am188ER microcontrollers are controlled by 16-bit read/write registers. The peripheral registers are contained within an internal 256-byte control block. The registers are physically located in the peripheral devices they control, but they are addressed as a single 256-byte block. Figure 9 on page 42 shows a map of these registers.

Reading and Writing the PCB

Code intended to execute on the Am188ER microcontroller should perform all writes to the PCB registers as byte writes. These writes will transfer 16 bits of data to the PCB Register even if an 8-bit register is named in the instruction. For example, out dx, al results in the ax value being written to the port address in dx. Reads to the PCB should be done as word reads. Code written in this manner will run correctly on the Am188ER and Am186ER microcontrollers.

Unaligned reads and writes to the PCB result in unpredictable behavior on both the Am186ER and Am188ER microcontrollers.

For a complete description of all the registers in the PCB, refer to the *Am186ER and Am188ER Microcontrollers User's Manual*, order #21684.

CLOCK AND POWER MANAGEMENT

The clock and power management unit of the Am186ER and Am188ER microcontrollers includes a phase-locked loop (PLL) and a second programmable system clock output (CLKOUTB).

Phase-Locked Loop (PLL)

In a traditional 80C186/80C188 design, the internal clock frequency is half the frequency of the crystal. Because of the internal PLL on the Am186ER and Am188ER microcontrollers, the internal clock generated by both microcontrollers can operate at up to four times the frequency of the crystal. The Am186ER and Am188ER microcontrollers operate in the following modes:

- Divide by Two—Frequency of the system clock is half the frequency of the crystal with PLL disabled.
- Times One—Frequency of the system clock will be the same as the external crystal with PLL enabled.
- Times Four—Frequency of the system clock is four times the frequency of the crystal with PLL enabled.

The default Times Four mode must be used for processor frequencies above 20 MHz. Times One mode must be used for operation between 16 and 20 MHz. The clocking mode is selected using CLKSEL1 and CLKSEL2 on reset. Table 7 provides the maximum and minimum frequencies for X1, X2, and CLKOUTA according to clocking mode.

Table 7.	Maximum and	Minimum	Clock Frequencies
----------	-------------	---------	-------------------

Mode	X1/X2 Max	X1/X2 Min	CLKOUTA Max	CLKOUTA Min
Divide by 2	20 MHz	_	10 MHz	_
Times One	20 MHz	16 MHz	20 MHz	16 MHz
Times Four	10 MHz	5 MHz	40 MHz	20 MHz

Crystal-Driven Clock Source

The internal oscillator circuit of the Am186ER and Am188ER microcontrollers is designed to function with a parallel-resonant fundamental mode crystal. Because of the PLL, the crystal frequency can be twice, equal to, or one quarter of the processor frequency. Do not replace a crystal with an LC or RC equivalent.

The X1 and X2 signals are connected to an internal inverting amplifier (oscillator) that provides, along with the external feedback loading, the necessary phase shift. In such a positive feedback circuit, the inverting amplifier has an output signal (X2) 180 degrees out of phase of the input signal (X1).

The external feedback network provides an additional 180-degree phase shift. In an ideal system, the input to X1 will have 360 or zero degrees of phase shift. The external feedback network is designed to be as close to ideal as possible. If the feedback network is not providing necessary phase shift, negative feedback will dampen the output of the amplifier and negatively affect the operation of the clock generator. Values for the loading on X1 and X2 must be chosen to provide the necessary phase shift and crystal operation.

Selecting a Crystal

When selecting a crystal, the load capacitance should always be specified (C_L). This value can cause variance in the oscillation frequency from the desired specified value (resonance). The load capacitance and the loading of the feedback network have the following relationship:

$$C_{L} = \frac{(C_{1} \cdot C_{2})}{(C_{1} + C_{2})} + C_{S}$$

where C_S is the stray capacitance of the circuit. Placing the crystal and C_L in series across the inverting amplifier and tuning these values (C_1 , C_2) allows the crystal to oscillate at resonance. Finally, there is a relationship between C_1 and C_2 . To enhance the oscillation of the inverting amplifier, these values need to be offset with the larger load on the output (X2). Equal values of these loads will tend to balance the poles of the inverting amplifier.

The characteristics of the inverting amplifier set limits on the following parameters for crystals:

ESR (Equivalent Series Resistance)60-ohm max


The recommended range of values for $C_1 \mbox{ and } C_2 \mbox{ are as follows:}$

C ₁	15 pF \pm 20%
C ₂	22 pF ± 20%

The specific values for C_1 and C_2 must be determined by the designer and are dependent on the characteristics of the chosen crystal and board design.

External Source Clock

Alternately, the internal oscillator can be driven by an external clock source. The external clock source should be connected to X1, with X2 grounded as shown in Figure 8. X1 and X2 are not 5-V tolerant and X1 has a maximum input equal to V_{CC} .



a. External Clock Configuration



Note:

X1 and X2 are not 5-V tolerant. The X1 maximum input is V_{CC}.



Offset (Hexadecimal)	Register Name	
FE	Peripheral Control Block Relocation Register	
F6	Reset Configuration Register	
* F4	Processor Release Level Register	
F0	PDCON Register	
E4	Enable RCU Register	
E2	Clock Prescaler Register	
E0	Memory Partition Register	
DA	DMA 1 Control Register	
D8	DMA 1 Transfer Count Register	
D6	DMA 1 Destination Address High Register	
D4	DMA 1 Destination Address Low Register	
D2	DMA 1 Source Address High Register	
D0	DMA 1 Source Address Low Register	
CA	DMA 0 Control Register	
C8	DMA 0 Transfer Count Register	
C6	DMA 0 Destination Address High Register	
C4	DMA 0 Destination Address Low Register	
C2	DMA 0 Source Address High Register	
C0	DMA 0 Source Address Low Register	
** AC	Internal Memory Chip Select Register	
A8	PCS and MCS Auxiliary Register	Note : Gaps in offset addresses indicate reserved registers. No
A6	Midrange Memory Chip Select Register	access should be made to reserved registers.
A4	Peripheral Chip Select Register	-
A2	Low Memory Chip Select Register	Changed from original Am186 microcontroller
AO	Upper Memory Chip Select Register	
	•	* Changed from Am186EM and
88	Serial Port Baud Rate Divisor Register	Am188EM microcontrollers
86	Serial Port Receive Register	44
84 82	Serial Port Transmit Register Serial Port Status Register	** New to the Am186ER and Am188ER microcontrollers
82 80	Serial Port Status Register Serial Port Control Register	

Figure 9. Peripheral Control Block Register Map

Offset (Hexadecimal)	◆ Register Name	
7A	PIO Data 1 Register	
78	PIO Direction 1 Register	
76	PIO Mode 1 Register	
74	PIO Data 0 Register	
72	PIO Direction 0 Register	
70	PIO Mode 0 Register	
66	Timer 2 Mode/Control Register	
62	Timer 2 Maxcount Compare A Register	
60	Timer 2 Count Register	
5E	Timer 1 Mode/Control Register	
5C	Timer 1 Maxcount Compare B Register	
5A	Timer 1 Maxcount Compare A Register	
58	Timer 1 Count Register	
56	Timer 0 Mode/Control Register	
54	Timer 0 Maxcount Compare B Register	
52	Timer 0 Maxcount Compare A Register	
50	Timer 0 Count Register	
44	Serial Port Interrupt Control Register	
42	Watchdog Timer Interrupt Control Register	
40	INT4 Control Register	
3E	INT3 Control Register	
3C	INT2 Control Register	
ЗA	INT1 Control Register	
38	INT0 Control Register	
36	DMA 1 Interrupt Control Register	
34	DMA 0 Interrupt Control Register	
32	Timer Interrupt Control Register	
30	Interrupt Status Register	
2E	Interrupt Request Register	
2C	In-service Register	
2A	Priority Mask Register	
28	Interrupt Mask Register	
26	Poll Status Register	
24	Poll Register	
22	End-of-Interrupt Register	
20	Interrupt Vector Register	
18	Synchronous Serial Receive Register	
16	Synchronous Serial Transmit 0 Register	
14	Synchronous Serial Transmit 1 Register	
12	Synchronous Serial Enable Register	
10	Synchronous Serial Status Register	

Note: Gaps in offset addresses indicate reserved registers. No access should be made to reserved registers.




Figure 9. Peripheral Control Block Register Map (Continued)




Figure 10. Clock Organization

System Clocks

The base system clock of the original Am186/Am188 microcontrollers is renamed CLKOUTA and the additional output is called CLKOUTB. CLKOUTA and CLKOUTB operate at either the fundamental processor frequency or the CPU clock (power-save) frequency. Figure 10 shows the organization of the clocks.

The second clock output (CLKOUTB) allows one clock to run at the fundamental frequency and the other clock to run at the CPU (power-save) frequency. Individual drive enable bits allow selective enabling of just one, or both, of these clock outputs.

Power-Save Operation

The Power-Save mode of the Am186ER and Am188ER microcontrollers reduces power consumption and heat dissipation, thereby extending battery life in portable systems. In Power-Save mode, operation of the CPU and internal peripherals continues at a slower clock frequency. When a hardware interrupt occurs, the microcontroller automatically returns to its normal operating frequency. The microcontroller remains in Power-Save mode for software interrupts and traps.

Note: Power-save operation requires that clock-dependent peripherals be reprogrammed for clock frequency changes. Software drivers must be aware of clock frequency.

Initialization and Processor Reset

Processor initialization or startup is accomplished by driving the RES input pin Low. RES must be held Low for 1 ms during power-up to ensure proper device initialization. RES forces the Am186ER and Am188ER microcontrollers to terminate all execution and local

bus activity. No instruction or bus activity occurs as long as RES is active. After RES becomes inactive and an internal processing interval elapses, the microcontroller begins execution with the instruction at physical location FFFF0h. RES also sets some registers to predefined values. Note that all clock selection (S6/CLKSEL1 and UZI/CLKSEL2) must be stable four clocks prior to the deassertion of RES. Activating the PLL will require 1 ms to achieve a stable clock.

The Reset Configuration Register

When the RES input is asserted Low, the contents of the address/data bus (AD15–AD0) are written into the Reset Configuration Register. The system can place configuration information on the address/data bus using weak external pullup or pulldown resistors, or using an external driver that is enabled during reset. The processor does not drive the address/data bus during reset.

For example, the Reset Configuration Register could be used to provide the software with the position of a configuration switch in the system. Using weak external pullup and pulldown resistors on the address and data bus, the system would provide the microcontroller with a value corresponding to the position of the jumper during a reset.

The reset configuration register can only be modified during reset. This register is read-only during normal operation.

CHIP-SELECT UNIT

The Am186ER and Am188ER microcontrollers contain logic that provides programmable chip-select generation for both memories and peripherals. The logic can be programmed to provide external ready and wait-state generation and latched address bits A1 and A2. The chip-select lines are active for all memory and I/O cycles in their programmed areas, whether they are generated by the CPU or by the integrated DMA unit.

Chip-Select Timing

The timing for the UCS and LCS outputs is modified from the original Am186 microcontroller. These outputs now assert in conjunction with the nonmultiplexed address bus for normal memory timing. To enable these outputs to be available earlier in the bus cycle, the number of programmable memory size selections has been reduced.

Ready and Wait-State Programming


The Am186ER and Am188ER microcontrollers can be programmed to sense a ready signal for each of the external peripheral or memory chip-select lines. The external ready signal can be either the ARDY or SRDY signal. Each external chip-select control register (UMCS, LMCS, MMCS, PACS, and MPCS) contains a single-bit field that determines whether the external ready signal is required or ignored. The internal memory ignores the external ready signal.

The number of wait states to be inserted for each access to an external peripheral or memory region is programmable. The chip-select control registers for UCS, LCS, MCS3–MCS0, PCS6, and PCS5 contain a two-bit field that determines the number of wait states from zero to three to be inserted. PCS3–PCS0 use three bits to provide additional values of 5, 7, 9, and 15 wait states. The chip-select control register for internal memory always specifies no wait states.

When external ready is required, internally programmed wait states will always complete before external ready can terminate or extend a bus cycle. For example, if the internal wait states are set to insert two wait states, the processor samples the external ready pin during the first wait cycle. If external ready is asserted at that time, the access completes after six cycles (four cycles plus two wait states). If external ready is not asserted during the first wait state, the access is extended until ready is asserted, which is followed by one more wait state followed by t_4 .

Memory Maps

There are several possible ways to configure the address space of the Am186ER and Am188ER microcontrollers. Four of the most popular configurations are shown in Figure 11.



Shaded areas represent open memory that can be used by other chip selects and the PCB, if located in memory.

Figure 11. Example Memory Maps

Chip-Select Overlap

Although programming the various chip selects on the Am186ER microcontroller so that multiple chip select signals are asserted for the same physical address is not recommended, it may be unavoidable in some systems. In such systems, the chip selects whose assertions overlap must have the same configuration for ready (external ready required or not required) and the number of wait states to be inserted into the cycle by the processor.

The peripheral control block (PCB) and the internal memory are both accessed using internal signals. These internal signals function as chip selects configured with zero wait states and no external ready. Therefore, the PCB and internal memory can be programmed to addresses that overlap external chip select signals if those external chip selects are programmed to zero wait states with no external ready required.

When overlapping an additional chip select with either the $\overline{\text{LCS}}$ or $\overline{\text{UCS}}$ chip selects, it must be noted that setting the Disable Address (DA) bit in the LMCS or UMCS register will disable the address from being driven on the AD bus for all accesses for which the associated chip select is asserted, including any accesses for which multiple chip selects assert.

The MCS and PCS chip select pins can be configured as either chip selects (normal function) or as PIO inputs or outputs. It should be noted; however, that the ready and wait state generation logic for these chip selects is in effect regardless of their configurations as chip selects or PIOs. This means that if these chip selects are enabled (by a write to the MMCS and MPCS for the MCS chip selects, or by a write to the PACS and MPCS registers for the PCS chip selects), the ready and wait state programming for these signals must agree with the programming for any other chip selects with which their assertion would overlap if they were configured as chip selects.

Although the PCS4 signal is not available on an external pin, the ready and wait state logic for this signal still exists internal to the part. For this reason, the PCS4 address space must follow the rules for overlapping chip selects. The ready and wait-state logic for PCS6–PCS5 is disabled when these signals are configured as address bits A2–A1.

Failure to configure overlapping chip selects with the same ready and wait state requirements may cause the processor to hang with the appearance of waiting for a ready signal. This behavior may occur even in a system in which ready is always asserted (ARDY or SRDY tied High).

Configuring PCS in I/O space with LCS or any other chip select configured for memory address 0 is not

considered overlapping of the chip selects. Overlapping chip selects refers to configurations where more than one chip select asserts for the same physical address.

Upper Memory Chip Select

The Am186ER and Am188ER microcontrollers provide a UCS chip select for the top of memory. On reset, the Am186ER and Am188ER microcontrollers begin fetching and executing instructions starting at memory location FFFF0h. Therefore, upper memory is usually used as instruction memory. To facilitate this usage, UCS defaults to active on reset, with a default memory range of 64 Kbyte from F0000h to FFFFFh, with external ready required and three wait states automatically inserted. The UCS memory range always ends at FFFFFh. The lower boundary is programmable. The Upper Memory Chip Select is configured through the upper memory chip select (UMCS) register.

During the address phase of a bus cycle when $\overline{\text{UCS}}$ is asserted, the DA bit in the UMCS register enables or disables the AD15–AD0 bus. If the DA bit is set to 1, AD15–AD0 is not driven during the address phase of a bus cycle when $\overline{\text{UCS}}$ is asserted. If DA is set to 0, AD15–AD0 is driven during the address phase of a bus cycle. Disabling AD15–AD0 reduces power consumption and eliminates potential bus conflicts with memory or peripherals at high clock rates. The DA bit in the UMCS register defaults to 0 at power-on reset.

Low Memory Chip Select

The Am186ER and Am188ER microcontrollers provide an LCS chip select for the bottom of memory. Since the interrupt vector table is located at the bottom of memory starting at 00000h, the LCS pin has traditionally been used to control data memory. The LCS pin is not active on reset. The Am186ER and Am188ER microcontrollers also allow the IMCS register and internal memory to be programmed to address 0. This would allow the internal memory to be used for the interrupt vector table and data memory.

Midrange Memory Chip Selects

The Am186ER and Am188ER microcontrollers provide four chip selects, MCS3–MCS0, for use in a userlocatable memory block. The base address of the memory block can be located anywhere within the 1-Mbyte memory address space, exclusive of the areas associated with the UCS and LCS chip selects, as well as the address range of the Peripheral Chip Selects, PCS6, PCS5, and PCS3–PCS0, if they are mapped to memory. The MCS address range can overlap the PCS address range if the PCS chip selects are mapped to I/O space.

Unlike the $\overline{\text{UCS}}$ and $\overline{\text{LCS}}$ chip selects, the $\overline{\text{MCS}}$ outputs assert with the multiplexed AD address bus.

Peripheral Chip Selects

The Am186ER and Am188ER microcontrollers provide six chip selects, PCS6–PCS5 and PCS3–PCS0, for use within a user-locatable memory or I/O block. PCS4 is not available on the Am186ER and Am188ER microcontrollers. The base address of the memory block can be located anywhere within the 1-Mbyte memory address space, exclusive of the areas associated with the UCS, LCS, and MCS chip selects, or they can be configured to access the 64-Kbyte I/O space.

The \overline{PCS} pins are not active on reset. $\overline{PCS6}$ – $\overline{PCS5}$ can have from zero to three wait states. $\overline{PCS3}$ – $\overline{PCS0}$ can have four additional wait-state values—5, 7, 9, and 15.

Unlike the UCS and LCS chip selects, the PCS outputs assert with the multiplexed AD address bus. Note also that each peripheral chip select asserts over a 256-byte address range, which is twice the address range covered by peripheral chip selects in the 80C186 and 80C188 microcontrollers.

INTERNAL MEMORY

The Am186ER and Am188ER microcontrollers provide 32 Kbyte of on-chip RAM. The integration of memory helps to reduce the overall cost, power, and size of system designs. The internal memory also improves reliability with fewer connections and eases inventory management and system qualification because of the integrated supply.

The internal RAM for the Am186ER microcontroller is a $16K \times 16$ -bit-wide array (32 Kbyte) which provides the same performance as 16-bit external zero-wait-state RAM. For the Am188ER microcontroller, the internal RAM is a $32K \times 8$ -bit-wide array (32 Kbyte) that provides the same performance as 8-bit external zero wait-state RAM.

Interaction with External RAM

The Am186ER and Am188ER microcontrollers include an internal memory chip select (IMCS) register to control the mapping of the internal RAM. The internal address space can be located at any 32-Kbyte boundary within the 1-Mbyte memory address space, provided that it does not overlap any external chip selects. If an overlap does occur, the external chip select must be set to 0 wait states and to ignore external ready. If the internal and external chip selects overlap, both will be active, but the internal memory data will be used on reads. Writes, with all the corresponding external control signals, will occur to both devices. Special system consideration must be made for show read cycles, since those cycles will drive data out on reads.

If internal and external chip selects overlap and the external chip selects are not set to 0 wait states and to

ignore external ready, the results are unpredictable. Because of the many potential problems with overlapping chip selects, this practice is not recommended.

The base address of the internal RAM is determined by the value of bits BA19–BA15 in the IMCS register. Since the interrupt vector table is located at 00000h, it is not unusual to store the interrupt vector table in the internal RAM for faster access, and thus program the IMCS register for a base address of 0. However, this scenario may lead to a memory address overlap between the IMCS and low memory chip select (LMCS) registers, as the base address of the LMCS register is always 0 if activated.

Emulator and Debug Modes

There are two debug modes associated with the internal memory. One mode allows users to disable the internal RAM, and the other mode makes it possible to drive data on the external data bus during internal RAM read cycles.

Normal operation of internal RAM has all control signals for reads and writes and data for writes visible externally. Accesses to internal memory can be detected externally by comparing the address on A19–A0 with the address space of the internal memory.

Internal Memory Disable

When this mode is activated, the internal RAM is disabled and all accesses into the internal memory space are made externally for debugging purposes. This mode is activated by pulling the S1/IMDIS pin Low during reset. To use this debug mode, internal memory space must first be activated via the IMCS register.

Show Read Enable

When this mode is activated, the data from the internal RAM read cycles are driven on the AD15–AD0 bus. Note that if a byte read is being shown, the unused byte will also be driven on the AD15–AD0 bus. This mode can be activated externally by pulling the S0/SREN pin Low during reset or by setting the SR bit in the IMCS register. If this feature is activated externally using the SREN pin, the value of the SR bit is ignored. Many emulators assert the SREN pin.

During an internal memory read with show read enabled, the address will be driven on the AD bus during t_1 and t_2 . The data being read will be driven on the AD bus during t_3 and t_4 by the Am186ER or Am188ER microcontrollers. Special system care must be taken to avoid bus contention, since normal reads have the AD bus three-stated during t_2 , t_3 , and t_4 . It is best to ensure that no external device overlaps the internal memory space.

REFRESH CONTROL UNIT

The Refresh Control Unit (RCU) automatically generates refresh bus cycles. After a programmable period of time, the RCU generates a memory read request to the bus interface unit. If the address generated during a refresh bus cycle is within the range of a properly programmed chip select, that chip select (with the exception of UCS and LCS) is activated when the bus interface unit executes the refresh bus cycle. The ready logic and wait states programmed for the region are also in force. If no chip select is activated, then external ready is required to terminate the refresh bus cycle.

If the HLDA pin is active when a refresh request is generated (indicating a bus hold condition), then the Am186ER and Am188ER microcontrollers deactivate the HLDA pin in order to perform a refresh cycle. The external bus master must remove the HOLD signal for at least one clock in order to allow the refresh cycle to execute. The sequence of HLDA going inactive while HOLD is being held active can be used to signal a pending refresh request.

The Am186ER and Am188ER microcontrollers' HOLD latency time, the period between HOLD request and HOLD acknowledge, is a function of the activity occurring in the processor when the HOLD request is received. A HOLD request is second only to DRAM refresh requests in priority of activity requests received by the processor. For example, in the case of a DMA transfer, the HOLD latency can be as great as four bus cycles. This occurs if a DMA word transfer operation is taking place from an odd address to an odd address (Am186ER microcontroller only). This is a total of 16 or more clock cycles if wait states are required. In addition, if locked transfers are performed, the HOLD latency time is increased by the length of the locked transfer.

INTERRUPT CONTROL UNIT

The Am186ER and Am188ER microcontrollers can receive interrupt requests from a variety of sources, both internal and external. The internal interrupt controller arranges these requests by priority and presents them one at a time to the CPU.

There are six external interrupt sources on the Am186ER and Am188ER microcontrollers—five maskable interrupt pins and one nonmaskable interrupt pin. In addition, there are six total internal interrupt sources—three timers, two DMA channels, and the asynchronous serial port—that are not connected to external pins.

The Am186ER and Am188ER microcontrollers provide three interrupt sources not present on the Am186 and Am188 microcontrollers. The first is an additional external interrupt pin (INT4). This pin operates much like the already existing interrupt pins (INT3–INT0). The second is an internal watchdog timer interrupt. The third is an internal interrupt from the asynchronous serial port.

The five maskable interrupt request pins can be used as direct interrupt requests. Plus, INT3–INT0 can be cascaded with an 82C59A-compatible external interrupt controller if more inputs are needed. An external interrupt controller can be used as the system master by programming the internal interrupt controller to operate in slave mode. In all cases, nesting can be enabled so that service routines for lower priority interrupts are interrupted by a higher priority interrupt.

Programming the Interrupt Control Unit

The Am186ER and Am188ER microcontrollers provide two methods for masking and unmasking the maskable interrupt sources. Each interrupt source has an interrupt control register (offsets 32h–44h) that contains a mask bit specific to that interrupt. In addition, the Interrupt Mask register (offset 28h) is provided as a single source to access all of the mask bits. While changing a mask bit in either the mask register or the individual register will change the corresponding mask bit in the other register, there is a difference in exactly how the mask is updated.

If the Interrupt Mask register is written while interrupts are enabled, it is possible that an interrupt could occur while the register is in an undefined state. This can cause interrupts to be accepted even though they were masked both before and after the write to the Interrupt Mask register. Therefore, the Interrupt Mask register should only be written when interrupts are disabled. Mask bits in the individual interrupt control registers can be written while interrupts are enabled, and there will be no erroneous interrupt operation.

TIMER CONTROL UNIT

There are three 16-bit programmable timers in the Am186ER and Am188ER microcontrollers. Timer 0 and timer 1 are connected to four external pins (each one has an input and an output). These two timers can be used to count or time external events, or to generate nonrepetitive or variable-duty-cycle waveforms. In addition, timer 1 can be configured as a watchdog timer interrupt.

The watchdog timer interrupt provides a mechanism for detecting software crashes or hangs. The TMROUT1 output is internally connected to the watchdog timer interrupt. The TIMER1 count register must then be reloaded at intervals less than the TIMER1 max count to assure the watchdog interrupt is not taken. If the code crashes or hangs, the TIMER1 countdown will cause a watchdog interrupt. Timer 2 is not connected to any external pins. It can be used for real-time coding and time-delay applications. It can also be used as a prescale to timers 0 and 1, or as a DMA request source.

The timers are controlled by eleven 16-bit registers in the peripheral control block. A timer's timer-count register contains the current value of that timer. The timer-count register can be read or written with a value at any time, whether the timer is running or not. The microcontroller increments the value of the timer-count register each time a timer event occurs.

Each timer also has a maximum-count register that defines the maximum value the timer will reach. When the timer reaches the maximum value, it resets to 0 during the same clock cycle—the value in the maximum-count register is never stored in the timercount register. Also, timers 0 and 1 have a secondary maximum-count register. Using both the primary and secondary maximum-count registers lets the timer alternate between two maximum values.

If the timer is programmed to use only the primary maximum-count register, the timer output pin switches Low for one clock cycle after the maximum value is reached. If the timer is programmed to use both of its maximum-count registers, the output pin indicates which maximum-count register is currently in control, thereby creating a waveform. The duty cycle of the waveform depends on the values in the maximumcount registers.

Each timer is serviced every fourth clock cycle, so a timer can operate at a speed of up to one-quarter the internal clock frequency. A timer can be clocked externally at this same frequency; however, because of internal synchronization and pipelining of the timer circuitry, the timer output may take up to six clock cycles to respond to the clock or gate input.

DIRECT MEMORY ACCESS

Direct memory access (DMA) permits transfer of data between memory and peripherals without CPU involvement. The DMA unit in the Am186ER and Am188ER microcontrollers, shown in Figure 12, provides two high-speed DMA channels. Data transfers can occur between memory and I/O spaces (e.g., memory to I/O) or within the same space (e.g., memory-to-memory or I/O-to-I/O). Additionally, bytes (also words on the Am186ER microcontroller) can be transferred to or from even or odd addresses. Only two bus cycles (a minimum of eight clocks) are necessary for each data transfer. Each channel accepts a DMA request from one of two sources: the channel request pin (DRQ1–DRQ0) or Timer 2. The two DMA channels can be programmed with different priorities to resolve simultaneous DMA requests, and transfers on one channel can interrupt the other channel.

DMA Operation


Each channel has six registers in the peripheral control block that define specific channel operations. The DMA registers consist of a 20-bit source address (two registers), a 20-bit destination address (two registers), a 16-bit transfer count register, and a 16-bit control register.

The DMA transfer count register (DTC) specifies the number of DMA transfers to be performed. Up to 64K transfers can be performed with automatic termination. The DMA control registers define the channel operation. All registers can be modified during any DMA activity. Any changes made to the DMA registers are reflected immediately in DMA operation.

The Am188ER microcontroller's maximum DMA transfer rates are half that of those listed in Table 8 for the Am186ER microcontroller.

Table 8. Am186ER Microcontroller Maximum DMA Transfer Rates

Type of Synchronization	Maximum DMA Transfer Rate (Mbyte/s)			
Selected	40 MHz	33 MHz	25 MHz	20 MHz
Unsynchronized	10	8.25	6.25	5
Source Synch	10	8.25	6.25	5
Destination Synch (CPU needs bus)	6.6	5.5	4.16	3.3
Destination Synch (CPU does not need bus)	8	6.6	5	4



DMA Channel Control Registers

Each DMA control register determines the mode of operation for the particular DMA channel. This register specifies the following:

- Mode of synchronization
- Whether bytes or words are transferred (Am186ER microcontroller only)
- Whether an interrupt is generated after the last transfer
- Whether DMA activity ceases after a programmed number of DMA cycles
- Relative priority of the DMA channel with respect to the other DMA channel
- Whether the source address is incremented, decremented, or maintained constant after each transfer
- Whether the source address addresses memory or I/O space
- Whether the destination address is incremented, decremented, or maintained constant after transfers
- Whether the destination address addresses memory or I/O space

DMA Priority

The DMA channels can be programmed so that one channel is always given priority over the other, or they can be programmed to alternate cycles when both have DMA requests pending. DMA cycles always have priority over internal CPU cycles, except between locked memory accesses or word accesses to odd memory locations. However, an external bus hold takes priority over an internal DMA cycle.

Because an interrupt request, other than an NMI, cannot suspend a DMA operation and the CPU cannot access memory during a DMA cycle, interrupt latency time suffers during sequences of continuous DMA cycles. An NMI request, however, causes all internal DMA activity to halt. This allows the CPU to respond quickly to the NMI request.

ASYNCHRONOUS SERIAL PORT

The Am186ER and Am188ER microcontrollers provide an asynchronous serial port. The asynchronous serial port is a two-pin interface that permits full-duplex bidirectional data transfer. The asynchronous serial port supports the following features:

- Full-duplex operation
- 7-bit or 8-bit data transfers
- Odd, even, or no parity
- 1 or 2 stop bits

If additional RS-232 signals are required, they can be created with available PIO pins. The asynchronous serial port transmit and receive sections are double buffered. Break character, framing, parity, and overrun error detection are provided. Exception interrupt generation is programmable by the user.

The transmit/receive clock is based on the internal processor clock, which is divided down internally to the serial port operating frequency. The serial port permits 7-bit and 8-bit data transfers. DMA transfers using the serial port are not supported.

The serial port generates one interrupt for any of three serial port events—transmit complete, data received, and receive error.

The serial port can be used in power-save mode, but the software must adjust the transfer rate to correctly reflect the new internal operating frequency and must ensure that the serial port does not receive any information while the frequency is being changed.

SYNCHRONOUS SERIAL INTERFACE

The synchronous serial interface (SSI) enables the Am186ER and Am188ER microcontrollers to communicate with application-specific integrated circuits (ASICs) that require reprogrammability but are short on pins. This four-pin interface permits half-duplex, bidirectional data transfer at speeds of up to 20 Mbit/s.

Unlike the asynchronous serial port, the SSI operates in a master/slave configuration. The Am186ER and Am188ER microcontrollers are the master ports.

The SSI interface provides four pins for communicating with system components: two enables (SDEN0 and SDEN1), a clock (SCLK), and a data pin (SDATA). Five registers are used to control and monitor the interface. Refer to Figure 13 and Figure 14 on page 52 for diagrams of SSI reads and writes.

Four-Pin Interface

The two enable pins SDEN1–SDEN0 can be used directly as enables for up to two peripheral devices.

Transmit and receive operations are synchronized between the master (Am186ER or Am188ER microcontroller) and slave (peripherals) by means of the SCLK output. SCLK is derived from the internal processor clock and is the processor clock divided by 2, 4, 8, or 16.

PROGRAMMABLE I/O (PIO) PINS

There are 32 pins on the Am186ER and Am188ER microcontrollers that are available as multipurpose signals. Table 2 and Table 3 on page 32 list the PIO pins. Each of these pins can be used as a user-programmable input or output signal if the normal shared function is not needed.

If a pin is enabled to function as a PIO signal, the preassigned signal function is disabled and does not affect the level on the pin. A PIO signal can be configured to operate as an input (with or without a weak pullup or pulldown), as an output, or as an opendrain output. Configuration as an open-drain output is accomplished by keeping the appropriate PDATA bits constant in the PIO Data register and writing the data value into its associated bit position in the PIO Direction register, so the output is either driving Low or is disabled, depending on the data.

After power-on reset, the PIO pins default to various configurations. The column titled *Power-On Reset Status* in Table 2 and Table 3 on page 32 lists the defaults for the PIOs. The system initialization code must reconfigure the PIOs as required.


The A19–A17 address pins default to normal operation on power-on reset, allowing the processor to correctly begin fetching instructions at the boot address FFFF0h. The DT/ \overline{R} , DEN, and SRDY pins also default to normal operation on power-on reset.

Note that emulators use A19, A18, A17, S6, and UZI. System designers using these signals as PIOs should check with their emulator vendor for limitations on emulator operation.

If the AD15–AD0 bus override is enabled on power-on reset, then S6/CLKSEL2 and UZI/CLKSEL1 revert to normal operation instead of PIO input with pullup. Many emulators assert the $\overline{\text{ADEN}}$ override. If $\overline{\text{BHE}}/\overline{\text{ADEN}}$ (Am186ER microcontroller) or $\overline{\text{RFSH2}/\text{ADEN}}$ (Am188ER microcontroller) is held Low during power-on reset, the AD15–AD0 bus override is enabled.

LOW-VOLTAGE OPERATION

The low-voltage operation of the Am186ER and Am188ER microcontrollers is an enabling technology for the design of portable systems with long battery life. This capability, combined with CPU clock management, enables design of very low-power computing systems.








Figure 14. Synchronous Serial Interface Multiple Read

Low-Voltage Standard

Industry standards for low-voltage operation are emerging to facilitate the design of components that will make up a complete low-voltage system. As a guideline, the Am186ER and Am188ER microcontroller specifications follow the first article or regulated version of the JEDEC 8.0 low-voltage proposal. This standard proposal calls for a V_{CC} range of 3.3 V \pm 10%.

Power Savings

CMOS dynamic power consumption is proportional to the square of the operating voltage multiplied by capacitance and operating frequency. Static CPU operation can reduce power consumption by enabling the system designer to reduce operating frequency when possible. However, operating voltage is always the dominant factor in power consumption. By reducing the operating voltage from 5 V to 3.3 V for any device, the power consumed is reduced by 56%.

Reduction of CPU and core logic operating voltage dramatically reduces overall system power consumption. Additional power savings can be realized as low-voltage mass storage and peripheral devices become available.

Two basic strategies exist in designing systems containing the Am186ER and Am188ER microcontrollers. The first strategy is to design a homogenous system in which all logic components operate at 3.3 V. This provides the lowest overall power consumption. However, system designers may need to include devices for which 3.3-V versions are not available. In the second strategy, the system designer must then design a mixed 5-V/3.3-V system. This compromise enables the system designer to minimize the core logic power consumption while still including functionality of the 5-V features. The choice of a mixed voltage system design also involves balancing design complexity with the need for the additional features.

Input/Output Circuitry

To accommodate current 5-V systems, the Am186ER and Am188ER microcontrollers have 5-V tolerant I/O drivers. The drivers produce TTL-compatible drive output (minimum 2.4-V logic High) and receive TTL and CMOS levels (up to V_{CC} + 2.6 V). The following are some design issues that should be considered when upgrading an Am186ER microcontroller 5-V design:

During power-up, if the 3.3-V supply has a significant delay in achieving stable operation relative to 5-V supply, then the 5-V circuitry in the system may start driving the processor's inputs above the maximum levels (V_{CC} + 2.6 V). The system design should ensure that the 5-V supply

does not exceed 2.6 V above the 3.3-V supply during a power-on sequence.

- Preferably, all inputs will be driven by sources that can be three-stated during a system reset condition. The system reset condition should persist until stable V_{CC} conditions are met. This should help ensure that the maximum input levels are not exceeded during power-up conditions.
- Preferably, all pullup resistors will be tied to the 3.3-V supply, which will ensure that inputs requiring pullups are not over stressed during power-up.

ABSOLUTE MAXIMUM RATINGS

Temperature under bias:

Commercial (T _C)	0°C to + 100°C
Storage temperature	–65°C to + 150°C
Voltage on any pin with	

respect to ground...... –0.5 V to V_{CC} + 2.6 V^{*}

Notes:

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

^{*}X1 and X2 are not 5-V tolerant and have a range of -0.5 V to V_{CC}.

OPERATING RANGES

T _C (Commercial)	0°C to +100°C
Industrial [*] (T _A)	40°C to + 85°C
V _{CC} up to 40 MHz	$3.3 \text{ V} \pm 0.3 \text{ V}$

Where: T_C = case temperature T_A = ambient temperature

Notes:

Operating Ranges define those limits between which the functionality of the device is guaranteed.

^{*}Industrial versions of Am186ER and Am188ER microcontrollers are available in 20-, 25-, and 33-MHz operating frequences only.

DC CHARACTERISTICS OVER COMMERCIAL AND INDUSTRIAL OPERATING RANGES

			Preliminary		
Symbol	Parameter Description	Notes	Min	Max	Unit
VIL	Input Low Voltage		-0.3	0.8	V
V _{IH}	Input High Voltage		2.0	V _{CC} + 2.6	V
V _{IH}	Clock Input High Voltage (X2, X1)			V _{CC}	V
V _{OL}	Output Low Voltage	I _{OL} = 4.0 mA		0.45	V
V _{OH}	Output High Voltage	I _{OH} = -1.0 mA	2.4		V
I _{CC}	Power Supply Current	Note 8		TBD	mA/ MHz
ι _{LI}	Input Leakage Current	Note 1 Note 2		±15 ±50	μΑ
Ч _Н	Input Leakage Current	Note 3		200	μA
Ι _{ΙL}	Input Leakage Current	Note 4		-400	μA
I _{LO}	Output Leakage Current	Note 5 Note 6		±15 ±50	μΑ
C _{IN}	Input Capacitance	F _C =1 MHz (Note 7)		10	pF
C _{OUT}	I/O Capacitance	F _C =1 MHz (Note 7)		14	pF

Notes:

1. This parameter is for inputs without pullup or pulldown resistors and for which $0 \le V_{IN} \le V_{CC}$.

- 2. This parameter is for inputs without pullup or pulldown resistors and for which 0 \leq V_{IN} \leq 5 V.
- 3. This parameter is for inputs with pulldown resistors and for which V_{IH} = 2.4 V.
- 4. This parameter is for inputs with pullup resistors and for which $V_{IL} = 0.45$ V.
- 5. This parameter is for three-state outputs where V_{EXT} is driven on the three-state output and $0 \le V_{EXT} \le V_{CC}$.
- 6. This parameter is for three-state outputs where V_{EXT} is driven on the three-state output and $0 \le V_{EXT} \le 5$ V.
- 7. This parameter has not been fully tested.
- 8. Current is measured with the device in RESET with X1 and X2 driven and all other non-power pins open but held High or Low.

THERMAL CHARACTERISTICS

TQFP Package

The Am186ER and Am188ER microcontrollers are specified for operation with case temperature ranges from 0° C to +100°C for a commercial temperature device. Case temperature is measured at the top center of the package as shown in Figure 15. The various temperatures and thermal resistances can be determined using the equations in Figure 16 with information given in Table 9.

 θ_{JA} is the sum of θ_{JC} and θ_{CA} . θ_{JC} is the internal thermal resistance of the assembly. θ_{CA} is the case to ambient thermal resistance.

The variable P is power in watts. Typical power supply current (I_{CC}) for the Am186ER and Am188ER microcontrollers is 3.7 mA per MHz of clock frequency.




Figure 15. Thermal Resistance (°C/Watt)

$$\begin{split} \theta_{JA} &= \theta_{JC} + \theta_{CA} \\ P &= I_{CC} \cdot freq (MHz) \cdot V_{CC} \\ T_J &= T_C + (P \cdot \theta_{JC}) \\ T_J &= T_A + (P \cdot \theta_{JA}) \\ T_C &= T_J - (P \cdot \theta_{JC}) \\ T_C &= T_A + (P \cdot \theta_{CA}) \\ T_A &= T_J - (P \cdot \theta_{JA}) \\ T_A &= T_C - (P \cdot \theta_{CA}) \end{split}$$

Figure 16. Thermal Characteristics Equations

Package/Board	Airflow (Linear Feet per Minute)	θ _{JC}	θ _{CA}	θ_{JA}
	0 fpm	7	38	45
	200 fpm	7	32	39
PQFP/2-Layer	400 fpm	7	28	35
	600 fpm	7	26	33
	0 fpm	10	46	56
	200 fpm	10	36	46
TQFP/2-Layer	400 fpm	10	30	40
	600 fpm	10	28	38
	0 fpm	5	18	23
PQFP/4-Layer	200 fpm	5	16	21
to 6-Layer	400 fpm	5	14	19
	600 fpm	5	12	17
	0 fpm	6	24	30
TQFP/4-Layer	200 fpm	6	22	28
to 6-Layer	400 fpm	6	20	26
	600 fpm	6	18	24

Table 9. Thermal Characteristics (°C/Watt)

Typical Ambient Temperatures

The typical ambient temperature specifications are based on the following assumptions and calculations:

The commercial operating range of the Am186ER and Am188ER microcontrollers is a case temperature T_C of 0 to 100 degrees Centigrade. T_C is measured at the top center of the package. An increase in the ambient temperature causes a proportional increase in T_C .

The 40-MHz microcontroller is specified as 3.3 V, plus or minus 10%. Therefore, 3.6 V is used for calculating typical power consumption on the 40-MHz microcontroller.

Typical power supply current (I_{CC}) in normal usage is estimated at 3.7 mA per MHz of microcontroller clock rate.

Typical power consumption can be calculated using the following formula:

(Watts) = (3.7 mA/MHz) · 40 MHz · (3.3 V/1000)

Table 10 shows the variables that are used to calculate the typical power consumption value for each version of the Am186ER and Am188ER microcontrollers.

Table 10. Typical Power Consumption Calculation

P = M	Typical		
MHz	Power (P) in Watts		
40	3.7	3.6	0.522
33	3.7	3.6	0.432
25	3.7	3.6	0.342
20	3.7	3.6	0.270

Thermal resistance is a measure of the ability of a package to remove heat from a semiconductor device. A safe operating range for the device can be calculated using the following formulas from Figure 16 and the variables in Table 9.

By using the maximum case rating T_C , the typical power consumption value from Table 10, and θ_{JC} from Table 9, the junction temperature T_J can be calculated by using the following formula from Figure 16.

 $\mathsf{T}_\mathsf{J} = \mathsf{T}_\mathsf{C} + (\mathsf{P} \cdot \theta_\mathsf{JC})$

Table 11 shows T_J values for the various versions of the Am186ER and Am188ER microcontrollers. The column titled *Speed/Pkg/Board* in Table 11 indicates the clock speed in MHz, the type of package (P for PQFP and T for TQFP), and the type of board (2 for 2-layer and 4–6 for 4-layer to 6-layer).

Table 11. Junction Temperature Calculation

Speed/ Pkg/	$T_{J} = T_{C} + (P \cdot \theta_{JC})$			
Board	т _с	Р	θ _{JC}	Т _Ј
40/P2	100	0.522	7	103.7
40/T2	100	0.522	10	105.2
40/P4–6	100	0.522	5	102.6
40/T4–6	100	0.522	6	103.1
33/P2	100	0.432	7	103.0
33/T2	100	0.432	10	104.3
33/P4–6	100	0.432	5	102.2
33/T4–6	100	0.432	6	102.6
25/P2	100	0.342	7	102.4
25/T2	100	0.342	10	103.4
25/P4–6	100	0.342	5	101.7
25/T4–6	100	0.342	6	102.1
20/P2	100	0.270	7	101.9
20/T2	100	0.270	10	102.7
20/P4–6	100	0.270	5	101.4
20/T4–6	100	0.270	6	101.6

By using T_J from Table 11, the typical power consumption value from Table 10, and a θ_{JA} value from Table 9, the typical ambient temperature T_A can be calculated using the following formula from Figure 16.

$$\mathsf{T}_\mathsf{A} = \mathsf{T}_\mathsf{J} - (\mathsf{P} \, \cdot \, \theta_\mathsf{J}_\mathsf{A})$$

For example, T_A for a 40-MHz PQFP design with a 2-layer board and 0 fpm airflow is calculated as follows:

$$T_{A} = 103.7 - (0.522 \cdot 45)$$
$$T_{A} = 80.1$$

In this calculation, T_J comes from Table 11, P comes from Table 10, and θ_{JA} comes from Table 9. See Table 12.

 T_A for a 33-MHz TQFP design with a 4-layer to 6-layer board and 200 fpm airflow is calculated as follows:

$$T_{A} = 102.6 - (0.432 \cdot 28) T_{A} = 90.5$$

See Table 15 for the result of this calculation.

Table 12 through Table 15 and Figure 17 through Figure 20 show T_A based on the preceding assumptions and calculations for a range of θ_{JA} values with airflow from 0 linear feet per minute to 600 linear feet per minute.

Table 12 shows typical maximum ambient temperatures in degrees Centigrade for a PQFP package used with a 2-layer board. The typical ambient temperatures are based on a 100-degree Centigrade maximum case temperature. Figure 17 illustrates the typical temperatures in Table 12.

Microcontroller	Typical Power		Linear Feet per Minute Airflow			
Speed	(Watts)	0 fpm	200 fpm	400 fpm	600 fpm	
40 MHz	0.522	80.2	83.3	85.4	86.5	
33 MHz	0.432	83.56	86.2	87.9	88.7	
25 MHz	0.342	87.0	89.1	90.4	91.1	
20 MHz	0.270	89.75	91.4	92.5	93.0	

Table 12. Typical Ambient Temperatures for PQFP with 2-Layer Board




Figure 17. Typical Ambient Temperatures for PQFP with 2-Layer Board

Table 13 shows typical maximum ambient temperatures in degrees Centigrade for a TQFP package used with a 2-layer board. The typical ambient temperatures are based on a 100-degree Centigrade maximum case temperature. Figure 18 illustrates the typical temperatures in Table 13.

Microcontroller	Typical Power		Linear Feet per Minute Airflow				
Speed	(Watts)	0 fpm	200 fpm	400 fpm	600 fpm		
40 MHz	0.522	76.0	81.2	84.3	85.4		
33 MHz	0.432	80.1	84.4	87.0	87.9		
25 MHz	0.342	84.2	87.7	89.7	90.4		
20 MHz	0.270	87.6	90.3	91.9	92.4		

Table 13. Typical Ambient Temperatures for TQFP with 2-Layer Board





Figure 18. Typical Ambient Temperatures for TQFP with 2-Layer Board

Table 14 shows typical maximum ambient temperatures in degrees Centigrade for a PQFP package used with a 4-layer to 6-layer board. The typical ambient temperatures are based on a 100-degree Centigrade maximum case temperature. Figure 19 illustrates the typical temperatures in Table 14.

Microcontroller	Typical Power		Linear Feet per	Minute Airflow	
Speed	(Watts)	0 fpm	200 fpm	400 fpm	600 fpm
40 MHz	0.522	90.6	91.6	92.7	93.7
33 MHz	0.432	92.3	93.1	93.9	94.9
25 MHz	0.342	93.8	94.5	95.2	95.9
20 MHz	0.270	95.2	95.7	96.3	96.8

Table 14. Typical Ambient Temperatures for PQFP with 4-Layer to 6-Layer Board




Airflow (Linear Feet Per Minute)

Figure 19. Typical Ambient Temperatures for PQFP with 4-Layer to 6-Layer Board

Table 15 shows typical maximum ambient temperatures in degrees Centigrade for a TQFP package used with a 4-layer to 6-layer board. The typical ambient temperatures are based on a 100-degree Centigrade maximum case temperature. Figure 20 illustrates the typical temperatures in Table 15.

Microcontroller	Typical Power		Linear Feet per	Minute Airflow	
Speed	(Watts)	0 fpm	200 fpm	400 fpm	600 fpm
40 MHz	0.522	87.44	88.5	89.5	90.6
33 MHz	0.432	89.64	90.5	91.4	92.2
25 MHz	0.342	91.84	92.5	93.2	93.9
20 MHz	0.270	93.5	94.0	94.5	95.1

Table 15. Typical Ambient Temperatures for TQFP with 4-Layer to 6-Layer Board



Airflow (Linear Feet Per Minute)

Figure 20. Typical Ambient Temperatures for TQFP with 4-Layer to 6-Layer Board

COMMERCIAL AND INDUSTRIAL SWITCHING CHARACTERISTICS AND WAVEFORMS

In the switching waveforms that follow, several abbreviations are used to indicate the specific periods of a bus cycle. These periods are referred to as time states. A typical bus cycle is composed of four consecutive time states: t_1 , t_2 , t_3 , and t_4 . Wait states, which represent multiple t_3 states, are referred to as t_w

states. When no bus cycle is pending, an idle $\left(t_{i}\right)$ state occurs.

In the switching parameter descriptions, the *multiplexed* address is referred to as the AD address bus; the *nonmultiplexed* address is referred to as the A address bus.

Key to Switching Waveforms

WAVEFORM	INPUT	OUTPUT
	Must be Steady	Will be Steady
	May Change from H to L	Will be Changing from H to L
	May Change from L to H	Will be Changing from L to H
	Don't Care, Any Change Permitted	Changing, State Unknown
	Does Not Apply	Center Line is High- Impedance <i>Off</i> State
	Invalid	Invalid

Alphabetical Key to Switching Parameter Symbols

Parameter Symbol	No.	Description	Parameter Symbol	No.	Description
t _{ARYCH}	49	ARDY Resolution Transition Setup Time		2	Data in Hold
t _{ARYCHL}	51	ARDY Inactive Holding Time		71	CLKOUTA Low to SDEN Valid
	52	ARDY Setup Time		62	HLDA Valid Delay
tAVBL	87	A Address Valid to WHB, WLB Low		82	CLKOUTA High to RFSH Invalid
t _{AVCH}	14	AD Address Valid to Clock High		27	RD Inactive Delay
tavil	12	AD Address Valid to ALE Low	t _{CLRL}	25	RD Active Delay
tAVRL	66	A Address Valid to RD Low	t _{CLSH}	4	Status Inactive Delay
t _{AVWL}	65	A Address Valid to WR Low	t _{CLSL}	72	CLKOUTA Low to SCLK Low
t _{AZRL}	24	AD Address Float to RD Active	t _{CLSRY}	48	SRDY Transition Hold Time
t _{CH1CH2}	45	CLKOUTA Rise Time	t _{CLTMV}	55	Timer Output Delay
^t CHAV	68	CLKOUTA High to A Address Valid	t _{COAOB}	83	CLKOUTA to CLKOUTB Skew
t _{CHCK}	38	X1 High Time	t _{CVCTV}	20	Control Active Delay 1
t _{CHCL}	44	CLKOUTA High Time	t _{CVCTX}	31	Control Inactive Delay
t _{CHCSV}	67	CLKOUTA High to LCS/UCS Valid	t _{CVDEX}	21	DEN Inactive Delay
t _{CHCSX}	18	MCS/PCS Inactive Delay	t _{CXCSX}	17	MCS/PCS Hold from Command Inactive
^t CHCTV	22	Control Active Delay 2	t _{DVCL}	1	Data in Setup
t _{CHCV}	64	Command Lines Valid Delay (after Float)	t _{DVSH}	75	Data Valid to SCLK High
t _{CHCZ}	63	Command Lines Float Delay	t _{DXDL}	19	DEN Inactive to DT/R Low
t _{CHDX}	8	Status Hold Time	t _{HVCL}	58	HOLD Setup
t _{CHLH}	9	ALE Active Delay	t _{INVCH}	53	Peripheral Setup Time
t _{CHLL}	11	ALE Inactive Delay	t _{INVCL}	54	DRQ Setup Time
t _{CHRFD}	79	CLKOUTA High to RFSH Valid	tLCBF	86	LCS Inactive to RFSH Active Delay
t _{CHSV}	3	Status Active Delay	t _{LHAV}	23	ALE High to Address Valid
t _{CICOA}	69	X1 to CLKOUTA Skew	tLHLL	10	ALE Width
t _{CICOB}	70	X1 to CLKOUTB Skew	t _{LLAX}	13	AD Address Hold from ALE Inactive
t _{CKHL}	39	X1 Fall Time	t _{LOCK}	61	Maximum PLL Lock Time
t _{CKIN}	36	X1 Period	t _{LRLL}	84	LCS Precharge Pulse Width
^t CKLH	40	X1 Rise Time	t _{RESIN}	57	RES Setup Time
t _{CL2CL1}	46	CLKOUTA Fall Time	t _{RFCY}	85	RFSH Cycle Time
t _{CLARX}	50	ARDY Active Hold Time	t _{RHAV}	29	RD Inactive to AD Address Active
t _{CLAV}	5	AD Address Valid Delay	t _{RHDX}	59	RD High to Data Hold on AD Bus
^t CLAX	6	Address Hold	t _{RHLH}	28	RD Inactive to ALE High
t _{CLAZ}	15	AD Address Float Delay	t _{RLRH}	26	RD Pulse Width
t _{CLCH}	43	CLKOUTA Low Time	t _{SHDX}	77	SCLK High to SPI Data Hold
t _{CLCK}	37	X1 Low Time	t _{SLDV}	78	SCLK Low to SPI Data Valid
t _{CLCL}	42	CLKOUTA Period	t _{SRYCL}	47	SRDY Transition Setup Time
t _{CLCLX}	80	LCS Inactive Delay	twhdex	35	WR Inactive to DEN Inactive
t _{CLCSL}	81	LCS Active Delay	twhox	34	Data Hold after WR
t _{CLCSV}	16	MCS/PCS Active Delay	twhich	33	WR Inactive to ALE High
t _{CLDOX}	30	Data Hold Time	twlwh	32	WR Pulse Width
t _{CLDV}	7	Data Valid Delay			

Note:

The following parameters are not defined or used at this time: 41, 56, 60, 73, 74, and 76.

Parameter Parameter Number Symbol Description Number Symbol Description Data in Setup **CLKOUTA Low Time** 1 43 t_{CLCH} **t**DVCL 2 Data in Hold 44 **CLKOUTA High Time** t_{CLDX} t_{CHCL} 45 **CLKOUTA Rise Time** з Status Active Delay t_{CHSV} t_{CH1CH2} 4 Status Inactive Delay 46 **CLKOUTA Fall Time** t_{CLSH} t_{CL2CL1} 5 AD Address Valid Delay 47 SRDY Transition Setup Time t_{SRYCL} t_{CLAV} 6 Address Hold 48 SRDY Transition Hold Time t_{CLAX} t_{CLSBY} 7 Data Valid Delay 49 **ARDY Resolution Transition Setup Time** t_{CLDV} t_{ARYCH} 8 Status Hold Time 50 **ARDY Active Hold Time** t_{CHDX} t_{CLARX} ALE Active Delay 9 51 ARDY Inactive Holding Time t_{CHLH} t_{ARYCHL} ALE Width ARDY Setup Time 10 52 t_{LHLL} t_{ARYLCL} ALE Inactive Delay Peripheral Setup Time 11 53 t_{CHLL} t_{INVCH} 12 t_{AVLL} AD Address Valid to ALE Low 54 **DRQ Setup Time** t_{INVCL} 13 AD Address Hold from ALE Inactive 55 Timer Output Delay t_{LLAX} ^tCLTMV 14 AD Address Valid to Clock High 57 RES Setup Time t_{AVCH} t_{RESIN} 15 t_{CLAZ} AD Address Float Delay 58 t_{HVCL} HOLD Setup 16 MCS/PCS Active Delay 59 RD High to Data Hold on AD Bus t_{CLCSV} t_{RHDX} MCS/PCS Hold from Command 17 61 Maximum PLL Lock Time tcxcsx t_{LOCK} Inactive MCS/PCS Inactive Delay 18 62 HLDA Valid Delay t_{CHCSX} ^tCLHAV 19 **DEN** Inactive to DT/R Low Command Lines Float Delay 63 t_{DXDL} t_{CHCZ} 20 Control Active Delay 1 64 Command Lines Valid Delay (after Float) ^tCVCTV t_{CHCV} **DEN** Inactive Delay 65 A Address Valid to WR Low 21 t_{AVWL} ^tCVDEX 22 Control Active Delay 2 A Address Valid to RD Low 66 t_{CHCTV} t_{AVRL} 23 ALE High to Address Valid 67 CLKOUTA High to LCS/UCS Valid t_{LHAV} tchcsv AD Address Float to RD Active 68 CLKOUTA High to Address Valid 24 t_{AZRL} t_{CHAV} 25 RD Active Delay 69 X1 to CLKOUTA Skew t_{CLRL} t_{CICOA} RD Pulse Width 26 70 X1 to CLKOUTB Skew t_{CICOB} t_{BI BH} **RD** Inactive Delay 27 71 t_{CLEV} CLKOUTA Low to SDEN Valid t_{CLRH} **RD** Inactive to ALE High 72 CLKOUTA Low to SCLK Low 28 t_{CLSL} t_{RHLH} RD Inactive to AD address Active Data Valid to SCLK High 29 75 t_{DVSH} t_{RHAV} 30 Data Hold Time 77 SCLK High to SPI Data Hold t_{CLDOX} t_{SHDX} **Control Inactive Delay** SCLK Low to SPI Data Valid 31 78 ^tcvctx t_{SLDV} 32 WR Pulse Width 79 CLKOUTA High to RFSH Valid t_{WLWH} t_{CHRFD} 33 WR Inactive to ALE High 80 LCS Inactive Delay tWHLH ^tCLCLX Data Hold after WR 34 81 **LCS** Active Delay t_{CLCSL} twhdx WR Inactive to DEN Inactive CLKOUTA High to RFSH Invalid 82 35 twhdex t_{CLRF} 36 X1 Period 83 **CLKOUTA to CLKOUTB Skew** t_{CKIN} t_{COAOB} 37 X1 Low Time LCS Precharge Pulse Width 84 t_{CLCK} t_{LRLL} RFSH Cycle Time 38 X1 High Time 85 t_{CHCK} t_{RFCY} X1 Fall Time LCS Inactive to RFSH Active Delay 39 86 t_{CKHL} t_{LCRF} X1 Rise Time A Address Valid to WHB, WLB Low 40 87 t_{CKLH} t_{AVBL} 42 **CLKOUTA** Period t_{CLCL}

Numerical Key to Switching Parameter Symbols

Note:

The following parameters are not defined or used at this time: 41, 56, 60, 73, 74, and 76.

Switching Characteristics over Commercial and Industrial Operating Ranges Read Cycle (20 MHz and 25 MHz)

				Prelin	ninary		
		Parameter	20 MHz		25 MHz		
No.	Symbol	Description	Min	Max	Min	Max	Unit
Gener	al Timing	Requirements	•		•		
1	t _{DVCL}	Data in Setup	10		10		ns
2		Data in Hold ^(c)	3		3		ns
Gener		Responses					
3	t _{CHSV}	Status Active Delay	0	25	0	20	ns
4	t _{CLSH}	Status Inactive Delay	0	25	0	20	ns
5	t _{CLAV}	AD Address Valid Delay	0	25	0	20	ns
7		Data Valid Delay	0	25	0	20	ns
8	t _{CHDX}	Status Hold Time	0		0		ns
9	^t СНLН	ALE Active Delay		25		20	ns
10	tLHLL	ALE Width	$t_{CLCL} - 10 = 40$		t _{CLCL} -10=30		ns
11	t _{CHLL}	ALE Inactive Delay	0101	25	0202	20	ns
12	t _{AVLL}	AD Address Valid to ALE Low ^(a)	t _{CLCH}		t _{CLCH}		ns
13	t _{LLAX}	AD Address Hold from ALE Inactive ^(a)	t _{CHCL}		t _{CHCL}		ns
14	t _{AVCH}	AD Address Valid to Clock High	0		0		ns
15	t _{CLAZ}	AD Address Float Delay	t _{CLAX} =0	25	t _{CLAX} =0	20	ns
16	^t CLAZ	MCS/PCS Active Delay	0	25	0	20	ns
17	t _{CXCSX}	MCS/PCS Hold from Command Inactive ^(a)	^t CLCH		t _{CLCH}		ns
18	t _{CHCSX}	MCS/PCS Inactive Delay	0	25	0	20	ns
19	t _{DXDL}	DEN Inactive to DT/R Low ^(a)	0		0		ns
20		Control Active Delay 1 ^(b)	0	25	0	20	ns
21	^t CVDEX	DEN Inactive Delay	0	25	0	20	ns
22		Control Active Delay 2 ^(b)	0	25	0	20	ns
23	t _{LHAV}	ALE High to Address Valid	20		15		ns
Read		ing Responses					
24	t _{AZRL}	AD Address Float to RD Active	0		0		ns
25		RD Active Delay	0	25	0	20	ns
26	t _{RLRH}	RD Pulse Width	2t _{CLCL} -15=85		2t _{CLCL} -15=65		ns
27	t _{CLRH}	RD Inactive Delay	0	25	0	20	ns
28	t _{RHLH}	RD Inactive to ALE High ^(a)	t _{CLCH} –3		t _{CLCH} –3		ns
29	t _{RHAV}	RD Inactive to AD Address Active ^(a)			$t_{CLCL} - 10 = 30$		ns
59	t _{BHDX}	RD High to Data Hold on AD Bus ^(c)	0		0		ns
66		A Address Valid to RD Low	2t _{CLCL} -15=85		2t _{CLCL} -15=65		ns
67	t _{CHCSV}	CLKOUTA High to LCS/UCS Valid	0	25	0	20	ns
68	t _{CHAV}	CLKOUTA High to A Address Valid	0	25	0	20	ns

Notes:

All timing parameters are measured at $V_{CC}/2$ with 50 pF loading on CLKOUTA, unless otherwise noted. All output test conditions are with C_L =50 pF. For switching tests, V_{IL} =0.3 V and V_{IH} = V_{CC} -0.3 V.

a Testing is performed with equal loading on referenced pins.

b This parameter applies to the DEN, INTA1-INTA0, WR, WHB, and WLB signals.

c If either spec 2 or spec 59 is met with respect to data hold time, the part will function correctly.

Switching Characteristics over Commercial and Industrial Operating Ranges Read Cycle (33 MHz)

			Preliminary	,
		Parameter	33 MHz	
No.	Symbol	Description	Min	Max
General	Timing Requi	rements		
1	t _{DVCL}	Data in Setup	8	
2	t _{CLDX}	Data in Hold ^(c)	3	
General	Timing Respo	onses		
3	t _{CHSV}	Status Active Delay	0	15
4	t _{CLSH}	Status Inactive Delay	0	15
5	t _{CLAV}	AD Address Valid Delay	0	15
7	t _{CLDV}	Data Valid Delay	0	15
8	t _{CHDX}	Status Hold Time	0	
9	t _{CHLH}	ALE Active Delay		15
10		ALE Width	t _{CLCL} -10=20	
11	t _{CHLL}	ALE Inactive Delay		15
12	t _{AVLL}	AD Address Valid to ALE Low ^(a)	t _{CLCH}	
13	t _{LLAX}	AD Address Hold from ALE Inactive ^(a)	t _{CHCL}	
14	t _{AVCH}	AD Address Valid to Clock High	0	
15	t _{CLAZ}	AD Address Float Delay	t _{CLAX} =0	15
16	t _{CLCSV}	MCS/PCS Active Delay	0	15
17	tcxcsx	MCS/PCS Hold from Command Inactive ^(a)	t _{CLCH}	
18	t _{CHCSX}	MCS/PCS Inactive Delay	0	15
19	t _{DXDL}	DEN Inactive to DT/R Low ^(a)	0	
20	t _{CVCTV}	Control Active Delay 1 ^(b)	0	15
21	t _{CVDEX}	DEN Inactive Delay	0	15
22	^t снстv	Control Active Delay 2 ^(b)	0	15
23	t _{LHAV}	ALE High to Address Valid	10	
Read Cy	cle Timing Re	esponses		
24	t _{AZRL}	AD Address Float to RD Active	0	
25	t _{CLRL}	RD Active Delay	0	15
26	t _{RLRH}	RD Pulse Width	2t _{CLCL} -15=45	
27	t _{CLRH}	RD Inactive Delay	0	15
28	t _{RHLH}	RD Inactive to ALE High ^(a)	t _{CLCH} -3	
29	t _{RHAV}	RD Inactive to AD Address Active ^(a)	t _{CLCL} -10=20	
59	t _{RHDX}	RD High to Data Hold on AD Bus ^(c)	0	
66	t _{AVRL}	A Address Valid to RD Low	2t _{CLCL} -15=45	
67	t _{CHCSV}	CLKOUTA High to LCS/UCS Valid	0	15
68	t _{CHAV}	CLKOUTA High to A Address Valid	0	15

Notes:

All timing parameters are measured at $V_{CC}/2$ with 50 pF loading on CLKOUTA, unless otherwise noted. All output test conditions are with C_L =50 pF. For switching tests, V_{IL} =0.3 V and V_{IH} = V_{CC} -0.3 V.

a Testing is performed with equal loading on referenced pins.

- b This parameter applies to the DEN, INTA1–INTA0, WR, WHB, and WLB signals.
- c If either specification 2 or specification 59 is met with respect to data hold time, the part will function correctly.

Switching Characteristics over Commercial Operating Ranges

Read Cycle (40 Mhz)

			Preliminary	y	
		Parameter	40 MHz		
No.	Symbol	Description	Min	Max	Unit
General	Timing Req	uirements			
1	t _{DVCL}	Data in Setup	5		ns
2	t _{CLDX}	Data in Hold ^(c)	2		ns
General	Timing Res	ponses			
3	t _{CHSV}	Status Active Delay	0	12	ns
4	t _{CLSH}	Status Inactive Delay	0	12	ns
5	t _{CLAV}	AD Address Valid Delay	0	12	ns
7	t _{CLDV}	Data Valid Delay	0	12	ns
8	t _{CHDX}	Status Hold Time	0		ns
9	t _{CHLH}	ALE Active Delay		12	ns
10	t _{LHLL}	ALE Width	t _{CLCL} -5=20		ns
11	t _{CHLL}	ALE Inactive Delay		12	ns
12	t _{AVLL}	AD Address Valid to ALE Low ^(a)	t _{CLCH}		ns
13	t _{LLAX}	AD Address Hold from ALE Inactive ^(a)	t _{CHCL}		ns
14	t _{AVCH}	AD Address Valid to Clock High	0		ns
15	t _{CLAZ}	AD Address Float Delay	t _{CLAX} =0	12	ns
16	t _{CLCSV}	MCS/PCS Active Delay	0	12	ns
17	t _{cxcsx}	MCS/PCS Hold from Command Inactive ^(a)	t _{CLCH}		ns
18	t _{CHCSX}	MCS/PCS Inactive Delay	0	12	ns
19	t _{DXDL}	DEN Inactive to DT/R Low ^(a)	0		ns
20	t _{CVCTV}	Control Active Delay 1 ^(b)	0	12	ns
21	t _{CVDEX}	DEN Inactive Delay	0	14	ns
22	t _{CHCTV}	Control Active Delay 2 ^(b)	0	12	ns
23	t _{LHAV}	ALE High to Address Valid	7.5		ns
Read Cy	cle Timing I	Responses	1		
24	t _{AZRL}	AD Address Float to RD Active	0		ns
25	t _{CLRL}	RD Active Delay	0	10	ns
26	t _{RLRH}	RD Pulse Width	2t _{CLCL} -10=40		ns
27	t _{CLRH}	RD Inactive Delay	0	12	ns
28	t _{RHLH}	RD Inactive to ALE High ^(a)	t _{CLCH} -2		ns
29	t _{RHAV}	RD Inactive to AD Address Active ^(a)	t _{CLCL} -5=20		ns
59	t _{RHDX}	RD High to Data Hold on AD Bus ^(c)	0		ns
66	t _{AVRL}	A Address Valid to RD Low	$2t_{CLCL} - 10 = 40$		ns
67	t _{CHCSV}	CLKOUTA High to LCS/UCS Valid	0	12	ns
68	t _{CHAV}	CLKOUTA High to A Address Valid	0	10	ns

Notes:


All timing parameters are measured at $V_{CC}/2$ with 50 pF loading on CLKOUTA, unless otherwise noted. All output test conditions are with C_L =50 pF. For switching tests, V_{IL} =0.3 V and V_{IH} = V_{CC} -0.3 V.

a Testing is performed with equal loading on referenced pins.

b This parameter applies to the DEN, INTA1-INTA0, WR, WHB, and WLB signals.

c If either specification 2 or specification 59 is met with respect to data hold time, the part will function correctly.

Read Cycle Waveforms



Notes:

* Am186ER microcontroller only

** Am188ER microcontroller only

Am186[™]ER and Am188[™]ER Microcontrollers

Switching Characteristics over Commercial and Industrial Operating Ranges Write Cycle (20 MHz and 25 MHz)

		ninary					
		Parameter	20 MHz		25 MHz		
No.	Symbol	Description	Min	Max	Min	Max	Unit
Gene	ral Timin	g Responses					
3	t _{CHSV}	Status Active Delay	0	25	0	20	ns
4	t _{CLSH}	Status Inactive Delay	0	25	0	20	ns
5	t _{CLAV}	AD Address Valid Delay	0	25	0	20	ns
7	t _{CLDV}	Data Valid Delay	0	25	0	20	ns
8	t _{CHDX}	Status Hold Time	0		0		ns
9	t _{CHLH}	ALE Active Delay		25		20	ns
10	t _{LHLL}	ALE Width	$t_{CLCL} - 10 = 40$		$t_{CLCL} - 10 = 30$		ns
11	t _{CHLL}	ALE Inactive Delay		25		20	ns
12	t _{AVLL}	AD Address Valid to ALE Low ^(a)	t _{CLCH}		t _{CLCH}		ns
13	t _{llax}	AD Address Hold from ALE Inactive ^(a)	t _{CHCL}		t _{CHCL}		ns
14	t _{AVCH}	AD Address Valid to Clock High	0		0		ns
16	t _{CLCSV}	MCS/PCS Active Delay	0	25	0	20	ns
17	^t cxcsx	MCS/PCS Hold from Command Inactive ^(a)	^t CLCH		^t CLCH		ns
18	t _{CHCSX}	MCS/PCS Inactive Delay	0	25	0	20	ns
19	t _{DXDL}	DEN Inactive to DT/R Low ^(a)	0		0		ns
20	t _{CVCTV}	Control Active Delay 1 ^(b)	0	25	0	20	ns
23	t _{LHAV}	ALE High to Address Valid	20		15		ns
Write	Cycle Ti	ming Responses					
30	^t CLDOX	Data Hold Time	0		0		ns
31	^t cvctx	Control Inactive Delay ^(b)	0	25	0	20	ns
32	t _{wLWH}	WR Pulse Width	2t _{CLCL} -10=90		$2t_{CLCL} - 10 = 70$		ns
33	twhlh	WR Inactive to ALE High ^(a)	t _{CLCH} -2		t _{CLCH} –2		ns
34	t _{whdx}	Data Hold after WR ^(a)	t _{CLCL} -10=40		$t_{CLCL} - 10 = 30$		ns
35	t _{WHDEX}	WR Inactive to DEN Inactive ^(a)	t _{CLCH} –3		t _{CLCH} −3		ns
65	t _{AVWL}	A Address Valid to WR Low	t _{CLCL} +t _{CHCL} -3		t _{CLCL} +t _{CHCL} -3		ns
67	t _{CHCSV}	CLKOUTA High to LCS/UCS Valid	0	25	0	20	ns
68	t _{CHAV}	CLKOUTA High to A Address Valid	0	25	0	20	ns
87	t _{AVBL}	A Address Valid to WHB, WLB Low	t _{CHCL} –3	25	t _{CHCL} –3	20	ns

Notes:

All timing parameters are measured at $V_{CC}/2$ with 50 pF loading on CLKOUTA, unless otherwise noted. All output test conditions are with C_L =50 pF. For switching tests, V_{IL} =0.3 V and V_{IH} = V_{CC} -0.3 V.

a Testing is performed with equal loading on referenced pins.

b This parameter applies to the DEN, INTA1-INTA0, WR, WHB, and WLB signals.

Switching Characteristics over Commercial and Industrial Operating Ranges Write Cycle (33 MHz)

General Timing Responses3 t_{CHSV} Status Active Delay015ns4 t_{CLSH} Status Inactive Delay015ns5 t_{CLAV} AD Address Valid Delay015ns7 t_{CLDV} Data Valid Delay015ns8 t_{CHDX} Status Hold Time015ns9 t_{CHLH} ALE Active Delay15ns10 t_{HLL} ALE Vidth $t_{CLCL}-10=20$ ns11 t_{CHLL} ALE Inactive Delay15ns12 t_{AVLL} AD Address Valid to ALE Low ^(a) t_{CLCH} ns13 t_{LLAX} AD Address Valid to Clock High01514 t_{AVCH} AD Address Valid to Clock High01516 t_{CLCSX} MCS/PCS Active Delay01518 t_{CHCSX} MCS/PCS Inactive Delay01519 t_{DXDL} DEN Inactive to DT/R Low ^(a) 01520 t_{CYCTV} Control Active Delay 1 ^(b) 01523 t_{HAV} ALE High to Address Valid10ns31 t_{CVCTV} Control Active Delay 1 ^(b) 01533 t_{WLWH} WR Pulse Width $2t_{CLCH}-10=50$ ns34 t_{WHOX} Data Hold Time015ns35 t_{WHWH} WR Inactive to ALE High ^(a) $t_{CLCH}-2$ ns34 t_{WHOX} Data Hold afte				Preliminary	/	
			Parameter	33 MHz		I
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	No.	Symbol	Description	Min	Max	Unit
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	General	Timing Res	ponses	•		
5 t_{CLAV} AD Address Valid Delay015ns7 t_{CLDV} Data Valid Delay015ns8 t_{CHDX} Status Hold Time015ns9 t_{CHLH} ALE Active Delay15ns10 t_{LHLL} ALE Midth $t_{CLCL}-10=20$ ns11 t_{CHLL} ALE Inactive Delay15ns12 t_{AVLL} AD Address Valid to ALE Low ^(a) t_{CLCH} ns13 t_{LLAX} AD Address Valid to Clock High0ns14 t_{AVCH} AD Address Valid to Clock High01516 t_{CLCSV} MCS/PCS Active Delay01517 t_{CXCSX} MCS/PCS Hold from Command Inactive ^(a) t_{CLCH} ns19 t_{DXDL} DEN Inactive to DT/R Low ^(a) 015ns20 t_{CVCTV} Control Active Delay015ns23 t_{LHAV} ALE High to Address Valid10ns31 t_{CVCTV} Control Inactive Delay ^(b) 015ns32 t_{WHLW} WR Inactive to ALE High ^(a) $t_{CLCL}-10=50$ ns33 t_{WHLH} WR Inactive to DEN Inactive ^(a) $t_{CLCH}-2$ ns34 t_{WHDX} Data Hold after WR ^(a) $t_{CLCH}-10=20$ ns35 t_{WHDEX} WR Inactive to DEN Inactive ^(a) $t_{CLCH}-10=20$ ns34 t_{WHDX} Data Hold after WR ^(a) $t_{CLCH}-5$ ns	3	t _{CHSV}	Status Active Delay	0	15	ns
7 t_{CLDV} Data Valid Delay015ns8 t_{CHDX} Status Hold Time015ns9 t_{CHLH} ALE Active Delay15ns10 t_{LHLL} ALE Width t_{CLCL} -10=20ns11 t_{CHLL} ALE Inactive Delay15ns12 t_{AVLL} AD Address Valid to ALE Low ^(a) t_{CLCH} ns13 t_{LLAX} AD Address Valid to Clock High015ns14 t_{AVCH} AD Address Valid to Clock High015ns16 t_{CLCSV} MCS/PCS Active Delay015ns17 t_{CXCSX} MCS/PCS Inactive Delay015ns19 t_{DXDL} DEN Inactive to DT/R Low ^(a) 015ns20 t_{CVCTV} Control Active Delay 1 ^(b) 015ns31 t_{CHOX} Data Hold Time0nsns32 t_{LHAV} ALE High to Address Valid10ns33 t_{WHAH} WR Inactive to ALE High ^(a) t_{CLCH} -10=50ns33 t_{WLWH} WR Inactive to ALE High ^(a) t_{CLCH} -2ns34 t_{WHDX} Data Hold after WR ^(a) t_{CLCH} -5ns35 t_{WHDEX} WR Inactive to DEN Inactive ^(a) t_{CLCH} -5ns65 t_{AVWL} A Address Valid to WR Low t_{CLCH} -5ns67 t_{CHCSV} CLKOUTA High to CCS/UCS Valid015ns	4	t _{CLSH}	Status Inactive Delay	0	15	ns
8 t_{CHDX} Status Hold Time0ns9 t_{CHLH} ALE Active Delay15ns10 t_{HHL} ALE Width $t_{CLCL}-10=20$ ns11 t_{CHLL} ALE Inactive Delay15ns12 t_{AVLL} AD Address Valid to ALE Low ^(a) t_{CLCH} ns13 t_{LLAX} AD Address Valid to Clock High0ns14 t_{AVCH} AD Address Valid to Clock High01516 t_{CLCSV} MCS/PCS Active Delay01517 t_{CXCSX} MCS/PCS Hold from Command Inactive ^(a) t_{CLCH} ns18 t_{CHCSX} MCS/PCS Inactive Delay015ns19 t_{DXDL} DEN Inactive to DT/R Low ^(a) 0ns10ns20 t_{CVCTV} Control Active Delay 1 ^(b) 015ns31 t_{CLOX} Data Hold Time0nsns30 t_{CLDOX} Data Hold Time0ns15ns32 t_{WHDX} Data Hold after WR ^(a) $t_{CLCH}-2$ ns34 t_{WHDX} Data Hold after WR ^(a) $t_{CLCH}-2$ ns34 t_{WHDX} Data Hold after WR ^(a) $t_{CLCH}-5$ ns35 t_{AVWL} A Address Valid to WR Low $t_{CLCH}-5$ ns35 t_{WHDX} Data Hold after WR ^(a) $t_{CLCH}-5$ ns66 t_{CHAV} CLKOUTA High to Address Valid015ns68 t_{CHAV} CLKO	5		AD Address Valid Delay	0	15	ns
9 t_{CHLH} ALE Active Delay15ns10 t_{HHL} ALE Width $t_{CLCL}-10=20$ ns11 t_{CHLL} ALE Inactive Delay15ns12 t_{AVLL} AD Address Valid to ALE Low ^(a) t_{CLCH} ns13 t_{LLAX} AD Address Valid to ALE Low ^(a) t_{CLCH} ns14 t_{AVCH} AD Address Valid to Clock High0ns16 t_{CLCSV} MCS/PCS Active Delay015ns17 t_{CXCSX} MCS/PCS Hold from Command Inactive ^(a) t_{CLCH} ns18 t_{CHCSX} MCS/PCS Inactive Delay015ns19 t_{DXDL} DEN Inactive to DT/R Low ^(a) 0nsns20 t_{CVCTV} Control Active Delay 1 ^(b) 015ns30 t_{CLOX} Data Hold Time0nsns31 t_{CVCTX} Control Inactive Delay ^(b) 015ns32 t_{WHW} WR Inactive to ALE High ^(a) $t_{CLCH}-10=50$ ns33 t_{WHDX} Data Hold after WR ^(a) $t_{CLCH}-2$ ns34 t_{WHDX} Data Hold after WR ^(a) $t_{CLCH}-5$ ns35 t_{WHDX} Address Valid to WR Low $t_{CLCH}-5$ ns65 t_{AVWL} A Address Valid to WR Low $t_{CLCH}-5$ ns67 t_{CHCSV} CLKOUTA High to Address Valid015ns68 t_{CHAV} CLKOUTA High to A Address Valid <td< td=""><td>7</td><td>t_{CLDV}</td><td>Data Valid Delay</td><td>0</td><td>15</td><td>ns</td></td<>	7	t _{CLDV}	Data Valid Delay	0	15	ns
10 t_{LHL} ALE Width $t_{CLCL}-10=20$ ns11 t_{CHL} ALE Inactive Delay15ns12 t_{AVLL} AD Address Valid to ALE Low ^(a) t_{CLCH} ns13 t_{LLAX} AD Address Valid to Clock High0ns14 t_{AVCH} AD Address Valid to Clock High0ns16 t_{CLCSV} MCS/PCS Active Delay015ns17 t_{CXCSX} MCS/PCS Hold from Command Inactive ^(a) t_{CLCH} ns18 t_{CHCSX} MCS/PCS Inactive Delay015ns19 t_{DXDL} DEN Inactive to DT/R Low ^(a) 0ns20 t_{CVCTV} Control Active Delay 1 ^(b) 015ns23 t_{LHAV} ALE High to Address Valid10ns30 t_{CLDX} Data Hold Time015ns32 t_{WLWH} WR Pulse Width $t_{CLCH}-10=50$ ns33 t_{WHLH} WR Inactive to ALE High ^(a) $t_{CLCH}-2$ ns34 t_{WHDX} Data Hold after WR ^(a) $t_{CLCH}-5$ ns35 t_{WHDX} Data Hold after WR ^(a) $t_{CLCH}-5$ ns65 t_{AVWL} A Address Valid to WR Low $t_{CLCH}-5$ ns67 t_{CHCSV} CLKOUTA High to LCS/UCS Valid015ns68 t_{CHAV} CLKOUTA High to A Address Valid015ns	8	t _{CHDX}	Status Hold Time	0		ns
$\begin{array}{c c c c c c c c } 10 & t_{LHLL} & ALE Width & t_{CLCL}-10=20 & ns \\ \hline 11 & t_{CHLL} & ALE Inactive Delay & 15 & ns \\ \hline 12 & t_{AVLL} & AD Address Valid to ALE Low(a) & t_{CLCH} & ns \\ \hline 13 & t_{LLAX} & AD Address Valid to ALE Inactive(a) & t_{CHCL} & ns \\ \hline 14 & t_{AVCH} & AD Address Valid to Clock High & 0 & ns \\ \hline 16 & t_{CLCSV} & MCS/PCS Active Delay & 0 & 15 & ns \\ \hline 17 & t_{CXCSX} & MCS/PCS Hold from Command Inactive(a) & t_{CLCH} & ns \\ \hline 18 & t_{CHCSX} & MCS/PCS Inactive Delay & 0 & 15 & ns \\ \hline 19 & t_{DXDL} & DEN Inactive to DT/R Low(a) & 0 & ns \\ \hline 20 & t_{CVCTV} & Control Active Delay & 0 & 15 & ns \\ \hline 23 & t_{LHAV} & ALE High to Address Valid & 10 & ns \\ \hline 31 & t_{CLOX} & Data Hold Time & 0 & ns \\ \hline 32 & t_{WLWH} & WR Pulse Width & 2t_{CLCL}-10=50 & ns \\ \hline 33 & t_{WHLH} & WR Inactive to ALE High(a) & t_{CLCH}-2 & ns \\ \hline 34 & t_{WHDX} & Data Hold after WR(a) & t_{CLCH}-2 & ns \\ \hline 35 & t_{WHDX} & Data Hold after WR(a) & t_{CLCH}-3 & ns \\ \hline 35 & t_{WHDX} & Data Hold after WR(a) & t_{CLCH}-5 & ns \\ \hline 35 & t_{AVWL} & A Address Valid to WR Low & t_{CLCL}+t_{CHCL}-3 & ns \\ \hline 36 & t_{CHCY} & CLKOUTA High to Address Valid & 0 & 15 & ns \\ \hline 35 & t_{CHCY} & CLKOUTA High to A Address Valid & 0 & 15 & ns \\ \hline 36 & t_{CHAV} & CLKOUTA High to A Address Valid & 0 & 15 & ns \\ \hline 37 & t_{CHCSV} & CLKOUTA High to A Address Valid & 0 & 15 & ns \\ \hline 36 & t_{CHAV} & CLKOUTA High to A Address Valid & 0 & 15 & ns \\ \hline 37 & t_{CHCY} & CLKOUTA High to A Address Valid & 0 & 15 & ns \\ \hline 38 & t_{CHAV} & CLKOUTA High to A Address Valid & 0 & 15 & ns \\ \hline 38 & t_{CHAV} & CLKOUTA High to A Address Valid & 0 & 15 & ns \\ \hline 38 & t_{CHAV} & CLKOUTA High to A Address Valid & 0 & 15 & ns \\ \hline 38 & t_{CHAV} & CLKOUTA High to A Address Valid & 0 & 15 & ns \\ \hline 38 & t_{CHAV} & CLKOUTA High to A Address Valid & 0 & 15 & ns \\ \hline 38 & t_{CHAV} & CLKOUTA High to A Address Valid & 0 & 15 & ns \\ \hline 38 & t_{CHAV} & CLKOUTA High to A Address Valid & 0 & 15 & ns \\ \hline 38 & t_{CHAV} & CLKOUTA High to A Address Valid & 0 & 15 & ns \\ \hline 38 & t_$	9	t _{CHLH}	ALE Active Delay		15	ns
$\begin{array}{ c c c c c } \hline 12 & t_{AVLL} & AD \ Address \ Valid \ o \ ALE \ Low^{(a)} & t_{CLCH} & ns \\ \hline 13 & t_{LLAX} & AD \ Address \ Valid \ to \ ALE \ Inactive^{(a)} & t_{CHCL} & ns \\ \hline 14 & t_{AVCH} & AD \ Address \ Valid \ to \ Clock \ High & 0 & ns \\ \hline 16 & t_{CLCSV} & MCS/PCS \ Active \ Delay & 0 & 15 & ns \\ \hline 17 & t_{CXCSX} & MCS/PCS \ Hold \ from \ Command \ Inactive^{(a)} & t_{CLCH} & ns \\ \hline 18 & t_{CHCSX} & MCS/PCS \ Inactive \ Delay & 0 & 15 & ns \\ \hline 19 & t_{DXDL} & DEN \ Inactive \ Delay \ 10 & 0 & 15 & ns \\ \hline 20 & t_{CVCTV} & Control \ Active \ Delay \ 1^{(b)} & 0 & 15 & ns \\ \hline 20 & t_{CVCTV} & Control \ Active \ Delay \ 1^{(b)} & 0 & 15 & ns \\ \hline 23 & t_{LHAV} & ALE \ High \ to \ Address \ Valid & 10 & ns \\ \hline 31 & t_{CVCTX} & Control \ Inactive \ Delay^{(b)} & 0 & 15 & ns \\ \hline 32 & t_{WLWH} & WR \ Pulse \ Width & 2t_{CLCL} - 10 = 50 & ns \\ \hline 33 & t_{WLH} & WR \ Inactive \ to \ DEN \ Inactive^{(a)} & t_{CLCH} - 2 & ns \\ \hline 34 & t_{WHDX} & Data \ Hold \ after \ WR^{(a)} & t_{CLCH} - 5 & ns \\ \hline 35 & t_{WHDEX} & WR \ Inactive \ to \ DEN \ Inactive^{(a)} & t_{CLCH} - 5 & ns \\ \hline 65 & t_{AVWL} & A \ Address \ Valid \ to \ WR \ Low & t_{CLCL} + t_{CHCL} - 3 & ns \\ \hline 67 & t_{CHCSV} & CLKOUTA \ High \ to \ Address \ Valid & 0 & 15 & ns \\ \hline 68 & t_{CHAV} & CLKOUTA \ High \ to \ Address \ Valid & 0 & 15 & ns \\ \hline \end{array}$	10	t _{LHLL}	ALE Width	$t_{CLCL} - 10 = 20$		ns
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	11	^t CHLL	ALE Inactive Delay		15	ns
$\begin{array}{ c c c c c } \hline 14 & t_{AVCH} & AD \ Address \ Valid to \ Clock \ High & 0 & ns \\ \hline 16 & t_{CLCSV} & MCS/PCS \ Active \ Delay & 0 & 15 & ns \\ \hline 17 & t_{CXCSX} & MCS/PCS \ Hold \ from \ Command \ Inactive^{(a)} & t_{CLCH} & ns \\ \hline 18 & t_{CHCSX} & MCS/PCS \ Inactive \ Delay & 0 & 15 & ns \\ \hline 19 & t_{DXDL} & DEN \ Inactive \ to \ DT/R \ Low^{(a)} & 0 & ns \\ \hline 20 & t_{CVCTV} & Control \ Active \ Delay \ 1^{(b)} & 0 & 15 & ns \\ \hline 23 & t_{LHAV} & ALE \ High \ to \ Address \ Valid & 10 & ns \\ \hline write \ Cycle \ Timing \ Responses & & & \\ \hline 30 & t_{CLDOX} & Data \ Hold \ Time & 0 & ns \\ \hline 31 & t_{CVCTX} & Control \ Inactive \ Delay^{(b)} & 0 & 15 & ns \\ \hline 32 & t_{WLWH} & WR \ Pulse \ Width & 2t_{CLCL} - 10 = 50 & ns \\ \hline 33 & t_{WHLH} & WR \ Inactive \ to \ ALE \ High^{(a)} & t_{CLCH} - 2 & ns \\ \hline 34 & t_{WHDX} & Data \ Hold \ after \ WR^{(a)} & t_{CLCH} - 5 & ns \\ \hline 35 & t_{WHDEX} & WR \ Inactive \ to \ DEN \ Inactive^{(a)} & t_{CLCH} - 5 & ns \\ \hline 65 & t_{AVWL} & A \ Address \ Valid \ to \ WR \ Low & t_{CLCH} - 5 & ns \\ \hline 67 & t_{CHCSV} & CLKOUTA \ High \ to \ A \ CLKOUTA \ High \ to \ A \ Address \ Valid & 0 & 15 & ns \\ \hline 68 & t_{CHAV} & CLKOUTA \ High \ to \ A \ Address \ Valid & 0 & 15 & ns \\ \hline \end{array}$	12	t _{AVLL}		t _{CLCH}		ns
IntermIntermInterm16 t_{CLCSV} MCS/PCS Active Delay015ns17 t_{CXCSX} MCS/PCS Hold from Command Inactive ^(a) t_{CLCH} ns18 t_{CHCSX} MCS/PCS Inactive Delay015ns19 t_{DXDL} DEN Inactive to DT/R Low ^(a) 0ns20 t_{CVCTV} Control Active Delay 1 ^(b) 015ns23 t_{LHAV} ALE High to Address Valid10nsWrite Cycle Timing Responses30 t_{CLDOX} Data Hold Time015ns31 t_{CVCTX} Control Inactive Delay ^(b) 015ns32 t_{WLWH} WR Pulse Width t_{CLCH} -10=50ns33 t_{WHH} WR Inactive to ALE High ^(a) t_{CLCH} -2ns34 t_{WHDX} Data Hold after $\overline{WR}^{(a)}$ t_{CLCH} -5ns35 t_{WHDX} WR Inactive to DEN Inactive ^(a) t_{CLCH} -5ns65 t_{AVWL} A Address Valid to WR Low t_{CLCH} -5ns67 t_{CHCSV} CLKOUTA High to A Address Valid015ns68 t_{CHAV} CLKOUTA High to A Address Valid015ns	13	t _{LLAX}	AD Address Hold from ALE Inactive ^(a)	t _{CHCL}		ns
$\begin{array}{c ccccc} 17 & t_{CXCSX} & \overline{\text{MCS/PCS}} \text{ Hold from Command Inactive}^{(a)} & t_{CLCH} & ns \\ \hline 18 & t_{CHCSX} & \overline{\text{MCS/PCS}} \text{ Inactive Delay} & 0 & 15 & ns \\ \hline 19 & t_{DXDL} & \overline{\text{DEN}} \text{ Inactive to } DT/\overline{\text{R}} \text{ Low}^{(a)} & 0 & ns \\ \hline 20 & t_{CVCTV} & \text{Control Active Delay } 1^{(b)} & 0 & 15 & ns \\ \hline 23 & t_{LHAV} & \text{ALE High to Address Valid} & 10 & ns \\ \hline 23 & t_{CLDOX} & \text{Data Hold Time} & 0 & ns \\ \hline 30 & t_{CLDOX} & \text{Data Hold Time} & 0 & 15 & ns \\ \hline 32 & t_{WLWH} & \overline{\text{WR}} \text{ Pulse Width} & 2t_{CLCL}-10=50 & ns \\ \hline 33 & t_{WHLH} & \overline{\text{WR}} \text{ Inactive to ALE High}^{(a)} & t_{CLCH}-2 & ns \\ \hline 34 & t_{WHDX} & \text{Data Hold after } \overline{\text{WR}}^{(a)} & t_{CLCH}-5 & ns \\ \hline 35 & t_{WHDEX} & \overline{\text{WR}} \text{ Inactive to } \overline{\text{DEN}} \text{ Inactive}^{(a)} & t_{CLCH}-5 & ns \\ \hline 65 & t_{AVWL} & \text{A Address Valid to } \overline{\text{WR}} \text{ Low} & t_{CLCL}+t_{CHCL}-3 & ns \\ \hline 68 & t_{CHAV} & CLKOUTA High to Address Valid & 0 & 15 & ns \\ \hline \end{array}$	14	t _{AVCH}	AD Address Valid to Clock High	0		ns
18 t_{CHCSX} MCS/PCS Inactive Delay015ns19 t_{DXDL} DEN Inactive to DT/R Low ^(a) 015ns20 t_{CVCTV} Control Active Delay 1 ^(b) 015ns23 t_{LHAV} ALE High to Address Valid10nsWrite Cycle Timing Responses30 t_{CLDOX} Data Hold Time015ns31 t_{CVCTX} Control Inactive Delay ^(b) 015ns32 t_{WLWH} WR Pulse Width $2t_{CLCL}$ -10=50ns33 t_{WHH} WR Inactive to ALE High ^(a) t_{CLCH} -2ns34 t_{WHDX} Data Hold after WR ^(a) t_{CLCH} -5ns35 t_{WHDEX} WR Inactive to DEN Inactive ^(a) t_{CLCH} -5ns65 t_{AVWL} A Address Valid to WR Low t_{CLCL} + t_{CHCL} -3ns67 t_{CHCSV} CLKOUTA High to $\overline{LCS/UCS}$ Valid015ns68 t_{CHAV} CLKOUTA High to A Address Valid015ns	16	t _{CLCSV}	MCS/PCS Active Delay	0	15	ns
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	17	t _{CXCSX}	MCS/PCS Hold from Command Inactive ^(a)	t _{CLCH}		ns
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	18			0	15	ns
23 t_{LHAV} ALE High to Address Valid10nsWrite Cycle Timing Responses0ns30 t_{CLDOX} Data Hold Time0ns31 t_{CVCTX} Control Inactive Delay ^(b) 015ns32 t_{WLWH} WR Pulse Width $2t_{CLCL}-10=50$ ns33 t_{WHLH} WR Inactive to ALE High ^(a) $t_{CLCH}-2$ ns34 t_{WHDX} Data Hold after WR ^(a) $t_{CLCH}-10=20$ ns35 t_{WHDEX} WR Inactive to DEN Inactive ^(a) $t_{CLCH}-5$ ns65 t_{AVWL} A Address Valid to WR Low $t_{CLCL}+t_{CHCL}-3$ ns67 t_{CHCSV} CLKOUTA High to LCS/UCS Valid015ns68 t_{CHAV} CLKOUTA High to A Address Valid015ns	19	t _{DXDL}		0		ns
Write Cycle Timing Responses30 t_{CLDOX} Data Hold Time0ns31 t_{CVCTX} Control Inactive Delay ^(b) 015ns32 t_{WLWH} WR Pulse Width $2t_{CLCL}-10=50$ ns33 t_{WHLH} WR Inactive to ALE High ^(a) $t_{CLCH}-2$ ns34 t_{WHDX} Data Hold after WR ^(a) $t_{CLCL}-10=20$ ns35 t_{WHDEX} WR Inactive to DEN Inactive ^(a) $t_{CLCH}-5$ ns65 t_{AVWL} A Address Valid to WR Low $t_{CLCL}+t_{CHCL}-3$ ns67 t_{CHCSV} CLKOUTA High to $\overline{LCS/UCS}$ Valid015ns68 t_{CHAV} CLKOUTA High to A Address Valid015ns	20	^t сvстv	Control Active Delay 1 ^(b)	0	15	ns
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	23	t _{LHAV}	ALE High to Address Valid	10		ns
31 t_{CVCTX} Control Inactive Delay ^(b) 015ns32 t_{WLWH} WR Pulse Width $2t_{CLCL}-10=50$ ns33 t_{WHLH} WR Inactive to ALE High ^(a) $t_{CLCH}-2$ ns34 t_{WHDX} Data Hold after $\overline{WR}^{(a)}$ $t_{CLCH}-10=20$ ns35 t_{WHDEX} WR Inactive to DEN Inactive ^(a) $t_{CLCH}-5$ ns65 t_{AVWL} A Address Valid to WR Low $t_{CLCL}+t_{CHCL}-3$ ns67 t_{CHCSV} CLKOUTA High to $\overline{LCS/UCS}$ Valid015ns68 t_{CHAV} CLKOUTA High to A Address Valid015ns	Write Cy	cle Timing	Responses	-		
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	30	t _{CLDOX}		0		ns
33 t_{WHLH} WR Inactive to ALE High ^(a) $t_{CLCH}-2$ ns34 t_{WHDX} Data Hold after WR ^(a) $t_{CLCL}-10=20$ ns35 t_{WHDEX} WR Inactive to DEN Inactive ^(a) $t_{CLCH}-5$ ns65 t_{AVWL} A Address Valid to WR Low $t_{CLCL}+t_{CHCL}-3$ ns67 t_{CHCSV} CLKOUTA High to $\overline{LCS/UCS}$ Valid015ns68 t_{CHAV} CLKOUTA High to A Address Valid015ns	31	t _{CVCTX}		0	15	ns
MILLI34twhickData Hold after $\overline{WR}^{(a)}$ totom35twhDEXWR Inactive to DEN Inactive ^(a) tclcl - 10 = 20ns35twhDEXWR Inactive to DEN Inactive ^(a) tclcl - 5ns65tavwlA Address Valid to WR Lowtclcl + tchcl - 3ns67tchcsvCLKOUTA High to $\overline{LCS}/\overline{UCS}$ Valid015ns68tchavCLKOUTA High to A Address Valid015ns	32	^t w∟wн		2t _{CLCL} -10=50		ns
35 t _{WHDEX} WR Inactive to DEN Inactive ^(a) t _{CLCH} -5 ns 65 t _{AVWL} A Address Valid to WR Low t _{CLCL} +t _{CHCL} -3 ns 67 t _{CHCSV} CLKOUTA High to LCS/UCS Valid 0 15 ns 68 t _{CHAV} CLKOUTA High to A Address Valid 0 15 ns	33	twhlh		t _{CLCH} -2		ns
65 t _{AVWL} A Address Valid to WR Low t _{CLCL} +t _{CHCL} -3 ns 67 t _{CHCSV} CLKOUTA High to LCS/UCS Valid 0 15 ns 68 t _{CHAV} CLKOUTA High to A Address Valid 0 15 ns	34	twhdx		$t_{CLCL} - 10 = 20$		ns
67 t _{CHCSV} CLKOUTA High to LCS/UCS Valid 0 15 ns 68 t _{CHAV} CLKOUTA High to A Address Valid 0 15 ns	35	tWHDEX	WR Inactive to DEN Inactive ^(a)	t _{CLCH} –5		ns
68 t _{CHAV} CLKOUTA High to A Address Valid 0 15 ns	65	t _{AVWL}	A Address Valid to WR Low	t _{CLCL} +t _{CHCL} -3		ns
	67	^t CHCSV	CLKOUTA High to LCS/UCS Valid	0	15	ns
87 toyou A Address Valid to WHB. WLB Low toyou -3 15 ns	68	t _{CHAV}	CLKOUTA High to A Address Valid	0	15	ns
	87	t _{AVBL}	A Address Valid to WHB, WLB Low	t _{CHCL} –3	15	ns

Notes:

All timing parameters are measured at $V_{CC}/2$ with 50 pF loading on CLKOUTA, unless otherwise noted. All output test conditions are with C_L =50 pF. For switching tests, V_{IL} =0.3 V and V_{IH} = V_{CC} -0.3 V.

a Testing is performed with equal loading on referenced pins.

b This parameter applies to the DEN, INTA1–INTA0, WR, WHB, and WLB signals.

Switching Characteristics over Commercial Operating Ranges Write Cycle (40 MHz)

			Preliminary	r	
		Parameter	40 MHz		1
No.	Symbol	Description	Min	Max	Unit
General	Timing Res	ponses	•		
3	t _{CHSV}	Status Active Delay	0	12	ns
4	t _{CLSH}	Status Inactive Delay	0	12	ns
5	t _{CLAV}	AD Address Valid Delay	0	12	ns
7	t _{CLDV}	Data Valid Delay	0	12	ns
8	^t снdх	Status Hold Time	0		ns
9	t _{CHLH}	ALE Active Delay		12	ns
10	t _{LHLL}	ALE Width	t _{CLCL} -5=20		ns
11	t _{CHLL}	ALE Inactive Delay		12	ns
12	t _{AVLL}	AD Address Valid to ALE Low ^(a)	t _{CLCH}		ns
13	t _{LLAX}	AD Address Hold from ALE Inactive ^(a)	t _{CHCL}		ns
14	t _{AVCH}	AD Address Valid to Clock High	0		ns
16	t _{CLCSV}	MCS/PCS Active Delay	0	12	ns
17	t _{cxcsx}	MCS/PCS Hold from Command Inactive ^(a)	t _{CLCH}		ns
18	t _{CHCSX}	MCS/PCS Inactive Delay	0	12	ns
19	t _{DXDL}	DEN Inactive to DT/R Low ^(a)	0		ns
20	tсусту	Control Active Delay 1 ^(b)	0	12	ns
23	t _{LHAV}	ALE High to Address Valid	7.5		ns
Write C	ycle Timing	Responses			
30	t _{CLDOX}	Data Hold Time	0		ns
31	tcvcтx	Control Inactive Delay ^(b)	0	12	ns
32	twlwh	WR Pulse Width	$2t_{CLCL} - 10 = 40$		ns
33	twhlh	WR Inactive to ALE High ^(a)	t _{CLCH} -2		ns
34	twhdx	Data Hold after WR ^(a)	$t_{CLCL} - 10 = 15$		ns
35	tWHDEX	WR Inactive to DEN Inactive ^(a)	t _{CLCH}		ns
65	t _{AVWL}	A Address Valid to WR Low	t _{CLCL} +t _{CHCL} -1.25		ns
67	t _{CHCSV}	CLKOUTA High to LCS/UCS Valid	0	12	ns
68	t _{CHAV}	CLKOUTA High to A Address Valid	0	10	ns
87	t _{AVBL}	A Address Valid to WHB, WLB Low	t _{CHCL} -1.25	12	ns


Notes:

All timing parameters are measured at $V_{CC}/2$ with 50 pF loading on CLKOUTA, unless otherwise noted. All output test conditions are with C_L =50 pF. For switching tests, V_{IL} =0.3 V and V_{IH} = V_{CC} -0.3 V.

a Testing is performed with equal loading on referenced pins.

b This parameter applies to the DEN, INTA1–INTA0, WR, WHB, and WLB signals.

Write Cycle Waveforms



Notes:

* Am186ER microcontroller only

** Am188ER microcontroller only

Switching Characteristics over Commercial and Industrial Operating Ranges Internal RAM Show Read Cycle (20 MHz and 25 MHz)

			Preliminary					
Parameter			20 MHz		25 MHz			
No.	Symbol	Description	Min	Max	Min	Max	Unit	
General Timing Responses								
5	t _{CLAV}	AD Address Valid Delay	0	25	0	20	ns	
7	t _{CLDV}	Data Valid Delay	0	25	0	20	ns	
9	t _{CHLH}	ALE Active Delay		25		20	ns	
11	t _{CHLL}	ALE Inactive Delay		25		20	ns	
Read Cycle Timing Responses								
25	t _{CLRL}	RD Active Delay	0	25	0	20	ns	
27	t _{CLRH}	RD Inactive Delay	0	25	0	20	ns	
68	t _{CHAV}	CLKOUTA High to A Address Valid	0	25	0	20	ns	

Switching Characteristics over Commercial and Industrial Operating Ranges Internal RAM Show Read Cycle (33 MHz)

	Preliminary		/		
Parameter			33 MHz		
No.	Symbol	Description	Min	Max	Unit
General	Timing Resp	oonses			
5	t _{CLAV}	AD Address Valid Delay	0	15	ns
7	t _{CLDV}	Data Valid Delay	0	15	ns
9	t _{CHLH}	ALE Active Delay		15	ns
11	t _{CHLL}	ALE Inactive Delay		15	ns
Read Cy	cle Timing R	esponses			
25	t _{CLRL}	RD Active Delay	0	15	ns
27	t _{CLRH}	RD Inactive Delay	0	15	ns
68	t _{CHAV}	CLKOUTA High to A Address Valid	0	15	ns


Switching Characteristics over Commercial Operating Ranges Internal RAM Show Read Cycle (40 Mhz)

			Preliminary			
Parameter			40 MHz			
No.	Symbol	Description	Min	Max	Unit	
General Timing Responses						
5	t _{CLAV}	AD Address Valid Delay	0	12	ns	
7	^t CLDV	Data Valid Delay	0	12	ns	
9	t _{CHLH}	ALE Active Delay		12	ns	
11	^t CHLL	ALE Inactive Delay		12	ns	
Read Cycle Timing Responses						
25	t _{CLRL}	RD Active Delay	0	10	ns	
27	t _{CLRH}	RD Inactive Delay	0	12	ns	
68	t _{CHAV}	CLKOUTA High to A Address Valid	0	10	ns	

Am186[™]ER and Am188[™]ER Microcontrollers

72

Internal RAM Show Read Cycle Waveform



Switching Characteristics over Commercial and Industrial Operating Ranges PSRAM Read Cycle (20 MHz and 25 MHz)

			Preliminary				
		Parameter	20 MHz		25 MHz		
No.	Symbol	Description	Min	Max	Min	Max	Unit
Gener	ral Timing	Requirements					
1	t _{DVCL}	Data in Setup	10		10		ns
2	t _{CLDX}	Data in Hold ^(b)	3		3		ns
Gener	General Timing Responses						
5	t _{CLAV}	AD Address Valid Delay	0	25	0	20	ns
7	t _{CLDV}	Data Valid Delay	0	25	0	20	ns
8	t _{CHDX}	Status Hold Time	0		0		ns
9	t _{CHLH}	ALE Active Delay		25		20	ns
10	t _{LHLL}	ALE Width	$t_{CLCL} - 10 = 40$		t _{CLCL} -10=30		ns
11	t _{CHLL}	ALE Inactive Delay		25		20	ns
23	t _{LHAV}	ALE High to Address Valid	20		15		ns
80	t _{CLCLX}	LCS Inactive Delay	0	25	0	20	ns
81	t _{CLCSL}	LCS Active Delay	0	25	0	20	ns
84	t _{LRLL}	LCS Precharge Pulse Width	t _{CLCL} + t _{CLCH} -3		t _{CLCL} + t _{CLCH} -3		ns
Read	Cycle Tim	ing Responses					
24	t _{AZRL}	AD Address Float to RD Active	0		0		ns
25	t _{CLRL}	RD Active Delay	0	25	0	20	ns
26	t _{RLRH}	RD Pulse Width	2t _{CLCL} -15=85		2t _{CLCL} -15=65		ns
27	t _{CLRH}	RD Inactive Delay	0	25	0	20	ns
28	t _{RHLH}	RD Inactive to ALE High ^(a)	t _{CLCH} -3		t _{CLCH} -3		ns
59	t _{RHDX}	RD High to Data Hold on AD Bus ^(b)	0		0		ns
66	t _{AVRL}	A Address Valid to RD Low	2t _{CLCL} -15=85		2t _{CLCL} -15=65		ns
68	t _{CHAV}	CLKOUTA High to A Address Valid	0	25	0	20	ns

Notes:

All timing parameters are measured at $V_{CC}/2$ with 50 pF loading on CLKOUTA, unless otherwise noted. All output test conditions are with $C_I = 50$ pF. For switching tests, $V_{II} = 0.3$ V and $V_{IH} = V_{CC} - 0.3$ V.

a Testing is performed with equal loading on referenced pins.

b If either spec 2 or spec 59 is met with respect to data hold time, the part will function correctly.

Switching Characteristics over Commercial and Industrial Operating Ranges PSRAM Read Cycle (33 MHz)

			Preliminary	,	
		Parameter	33 MHz		
No.	Symbol	Description	Min	Max	Unit
General	Timing Req	uirements			
1	t _{DVCL}	Data in Setup	8		ns
2	t _{CLDX}	Data in Hold ^(b)	3		ns
General	Timing Res	ponses			
5	t _{CLAV}	AD Address Valid Delay	0	15	ns
7	t _{CLDV}	Data Valid Delay	0	15	ns
8	t _{CHDX}	Status Hold Time	0		ns
9	t _{CHLH}	ALE Active Delay		15	ns
10	t _{LHLL}	ALE Width	t _{CLCL} -10=20		ns
11	t _{CHLL}	ALE Inactive Delay		15	ns
23	t _{LHAV}	ALE High to Address Valid	10		ns
80	t _{CLCLX}	LCS Inactive Delay	0	15	ns
81	t _{CLCSL}	LCS Active Delay	0	15	ns
84	t _{LRLL}	LCS Precharge Pulse Width	t _{CLCL} + t _{CLCH} –3		ns
Read Cy	cle Timing F	Responses			
24	t _{AZRL}	AD Address Float to RD Active	0		ns
25	t _{CLRL}	RD Active Delay	0	15	ns
26	t _{RLRH}	RD Pulse Width	2t _{CLCL} -15=45		ns
27	t _{CLRH}	RD Inactive Delay	0	15	ns
28	t _{RHLH}	RD Inactive to ALE High ^(a)	t _{CLCH} –3		ns
59	t _{RHDX}	RD High to Data Hold on AD Bus ^(b)	0		ns
66	t _{AVRL}	A Address Valid to RD Low	2t _{CLCL} -15=45		ns
68	t _{CHAV}	CLKOUTA High to A Address Valid	0	15	ns

Notes:

All timing parameters are measured at $V_{CC}/2$ with 50 pF loading on CLKOUTA, unless otherwise noted. All output test conditions are with $C_I = 50$ pF. For switching tests, $V_{II} = 0.3$ V and $V_{IH} = V_{CC} - 0.3$ V.

a Testing is performed with equal loading on referenced pins.

b If either specification 2 or specification 59 is met with respect to data hold time, the part will function correctly.

Switching Characteristics over Commercial Operating Ranges PSRAM Read Cycle (40 Mhz)

			Preliminary		
		Parameter	40 MHz		1
No.	Symbol	Description	Min	Max	Unit
General	Timing Requ	Jirements			
1	t _{DVCL}	Data in Setup	5		ns
2	t _{CLDX}	Data in Hold ^(b)	2		ns
General	Timing Resp	oonses			
5	t _{CLAV}	AD Address Valid Delay	0	12	ns
7	t _{CLDV}	Data Valid Delay	0	12	ns
8	t _{CHDX}	Status Hold Time	0		ns
9	t _{CHLH}	ALE Active Delay		12	ns
10	t _{LHLL}	ALE Width	t _{CLCL} -5=20		ns
11	t _{CHLL}	ALE Inactive Delay		12	ns
23	t _{LHAV}	ALE High to Address Valid	7.5		ns
80	t _{CLCLX}	LCS Inactive Delay	0	12	ns
81	t _{CLCSL}	LCS Active Delay	0	12	ns
84	t _{LRLL}	LCS Precharge Pulse Width	t _{CLCL} + t _{CLCH} –1.25		ns
Read Cy	cle Timing F	lesponses			
24	t _{AZRL}	AD Address Float to RD Active	0		ns
25	t _{CLRL}	RD Active Delay	0	10	ns
26	t _{RLRH}	RD Pulse Width	$2t_{CLCL} - 10 = 40$		ns
27	t _{CLRH}	RD Inactive Delay	0	12	ns
28	t _{RHLH}	RD Inactive to ALE High ^(a)	t _{CLCH} -1.25		ns
59	t _{RHDX}	RD High to Data Hold on AD Bus ^(b)	0		ns
66	t _{AVRL}	A Address Valid to RD Low	$2t_{CLCL} - 10 = 40$		ns
68	t _{CHAV}	CLKOUTA High to A Address Valid	0	10	ns


Notes:

All timing parameters are measured at $V_{CC}/2$ with 50 pF loading on CLKOUTA, unless otherwise noted. All output test conditions are with $C_I = 50$ pF. For switching tests, $V_{II} = 0.3$ V and $V_{IH} = V_{CC} - 0.3$ V.

a Testing is performed with equal loading on referenced pins.

b If either specification 2 or specification 59 is met with respect to data hold time, the part will function correctly.

PSRAM Read Cycle Waveforms



Notes:

* Am186ER microcontroller only

** Am188ER microcontroller only

Switching Characteristics over Commercial and Industrial Operating Ranges PSRAM Write Cycle (20 MHz and 25 MHz)

			Pr	elimin	ary		
		Parameter	20 MHz		25 MHz		1
No.	Symbol	Description	Min	Max	Min	Max	Unit
Gene	eral Timin	g Responses					
5	t _{CLAV}	AD Address Valid Delay	0	25	0	20	ns
7	t _{CLDV}	Data Valid Delay	0	25	0	20	ns
8	t _{CHDX}	Status Hold Time	0		0		ns
9	^t CHLH	ALE Active Delay		25		20	ns
10	t _{LHLL}	ALE Width	$t_{CLCL} - 10 = 40$		t _{CLCL} -10=30		ns
11	t _{CHLL}	ALE Inactive Delay		25		20	ns
23	t _{LHAV}	ALE High to Address Valid	20		15		ns
20	^t сvстv	Control Active Delay 1 ^(b)	0	25	0	20	ns
80	t _{CLCLX}	LCS Inactive Delay	0	25	0	20	ns
81	t _{CLCSL}	LCS Active Delay	0	25	0	20	ns
84	t _{LRLL}	LCS Precharge Pulse Width	t _{CLCL} + t _{CLCH} −3		t _{CLCL} + t _{CLCH} –3		
Write	Cycle Ti	ming Responses					
30	t _{CLDOX}	Data Hold Time	0		0		ns
31	^t сvстх	Control Inactive Delay ^(b)	0	25	0	20	ns
32	twlwh	WR Pulse Width	$2t_{CLCL} - 10 = 90$		$2t_{CLCL} - 10 = 70$		ns
33	twhlh	WR Inactive to ALE High ^(a)	t _{CLCH} –2		t _{CLCH} –2		ns
34	t _{WHDX}	Data Hold after $\overline{WR}^{(a)}$	$t_{CLCL} - 10 = 40$		$t_{CLCL} - 10 = 30$		ns
65	t _{AVWL}	A Address Valid to WR Low	t _{CLCL} +t _{CHCL} -3		t _{CLCL} +t _{CHCL} -3		ns
68	t _{CHAV}	CLKOUTA High to A Address Valid	0	25	0	20	ns
87	t _{AVBL}	A Address Valid to WHB, WLB Low	t _{CHCL} -3	25	t _{CHCL} –3	20	ns

Notes:

All timing parameters are measured at $V_{CC}/2$ with 50 pF loading on CLKOUTA, unless otherwise noted. All output test conditions are with C_L =50 pF. For switching tests, V_{IL} =0.3 V and V_{IH} = V_{CC} -0.3 V.

a Testing is performed with equal loading on referenced pins.

b This parameter applies to the DEN, WR, WHB and WLB signals.

Switching Characteristics over Commercial and Industrial Operating Ranges PSRAM Write Cycle (33 MHz)

			Preliminary	,	
		Parameter	33 MHz		
No.	Symbol	Description	Min	Max	Unit
General	Timing Respo	onses			
5	t _{CLAV}	AD Address Valid Delay	0	15	ns
7	t _{CLDV}	Data Valid Delay	0	15	ns
8	t _{CHDX}	Status Hold Time	0		ns
9	t _{CHLH}	ALE Active Delay		15	ns
10	t _{LHLL}	ALE Width	$t_{CLCL} - 10 = 20$		ns
11	t _{CHLL}	ALE Inactive Delay		15	ns
20	^t cvctv	Control Active Delay 1 ^(b)	0	15	ns
23	t _{LHAV}	ALE High to Address Valid	10		ns
80	t _{CLCLX}	LCS Inactive Delay	0	15	ns
81	t _{CLCSL}	LCS Active Delay	0	15	ns
84	t _{LRLL}	LCS Precharge Pulse Width	t _{CLCL} + t _{CLCH} -3		
Write Cy	cle Timing Re	esponses			
30	t _{CLDOX}	Data Hold Time	0		ns
31	^t cvctx	Control Inactive Delay ^(b)	0	15	ns
32	twlwh	WR Pulse Width	$2t_{CLCL} - 10 = 50$		ns
33	t _{WHLH}	WR Inactive to ALE High ^(a)	t _{CLCH} -2		ns
34	twhdx	Data Hold after WR ^(a)	t _{CLCL} -10=20		ns
65	t _{AVWL}	A Address Valid to WR Low	t _{CLCL} +t _{CHCL} -3		ns
68	^t CHAV	CLKOUTA High to A Address Valid	0	15	ns
87	t _{AVBL}	A Address Valid to WHB, WLB Low	t _{CHCL} -3	15	ns

Notes:

All timing parameters are measured at $V_{CC}/2$ with 50 pF loading on CLKOUTA, unless otherwise noted. All output test conditions are with C_L =50 pF. For switching tests, V_{IL} =0.3 V and V_{IH} = V_{CC} -0.3 V.

a Testing is performed with equal loading on referenced pins.

b This parameter applies to the DEN, WR, WHB and WLB signals.

Switching Characteristics over Commercial Operating Ranges PSRAM Write Cycle (40 MHz)

			Preliminary		
		Parameter	40 MHz		1
No.	Symbol	Description	Min	Max	Unit
General	Timing Resp	onses			
5	t _{CLAV}	AD Address Valid Delay	0	12	ns
7	t _{CLDV}	Data Valid Delay	0	12	ns
8	t _{CHDX}	Status Hold Time	0		ns
9	t _{CHLH}	ALE Active Delay		12	ns
10	t _{LHLL}	ALE Width	t _{CLCL} -5=20		ns
11	t _{CHLL}	ALE Inactive Delay		12	ns
20	t _{CVCTV}	Control Active Delay 1 ^(b)	0	12	ns
23	t _{LHAV}	ALE High to Address Valid	7.5		ns
80	t _{CLCLX}	LCS Inactive Delay	0	12	ns
81	t _{CLCSL}	LCS Active Delay	0	12	ns
84	t _{LRLL}	LCS Precharge Pulse Width	t _{CLCL} + t _{CLCH} -1.25		
Write Cy	cle Timing R	esponses			
30	t _{CLDOX}	Data Hold Time	0		ns
31	t _{CVCTX}	Control Inactive Delay ^(b)	0	12	ns
32	twlwh	WR Pulse Width	$2t_{CLCL} - 10 = 40$		ns
33	twhlh	WR Inactive to ALE High ^(a)	t _{CLCH} -2		ns
34	twhdx	Data Hold after WR ^(a)	t _{CLCL} -10=15		ns
65	t _{AVWL}	A Address Valid to WR Low	t _{CLCL} +t _{CHCL} -1.25		ns
68	t _{CHAV}	CLKOUTA High to A Address Valid	0	10	ns
87	t _{AVBL}	A Address Valid to WHB, WLB Low	t _{CHCL} -1.25	12	ns


Notes:

All timing parameters are measured at $V_{CC}/2$ with 50 pF loading on CLKOUTA, unless otherwise noted. All output test conditions are with C_L =50 pF. For switching tests, V_{IL} =0.3 V and V_{IH} = V_{CC} -0.3 V.

a Testing is performed with equal loading on referenced pins.

b This parameter applies to the DEN, WR, WHB and WLB signals.

PSRAM Write Cycle Waveforms



Notes:

* Am186ER microcontroller only

** Am188ER microcontroller only

Switching Characteristics over Commercial and Industrial Operating Ranges PSRAM Refresh Cycle (20 MHz and 25 MHz)

				Prelin	ninary		
		Parameter	20 MHz 25 MHz				
No.	Symbol	Description	Min	Max	Min	Min Max	
Gener	al Timing	Responses					
9	t _{CHLH}	ALE Active Delay		25		20	ns
10		ALE Width	$t_{CLCL} - 10 = 40$		t _{CLCL} -10=30		ns
11	t _{CHLL}	ALE Inactive Delay		25		20	ns
Read/	Write Cycl	e Timing Responses					
25	t _{CLRL}	RD Active Delay	0	25	0	20	ns
26	t _{RLRH}	RD Pulse Width	2t _{CLCL} -15=85		2t _{CLCL} -15=65		ns
27	t _{CLRH}	RD Inactive Delay	0	25	0	20	ns
28	t _{RHLH}	RD Inactive to ALE High ^(a)	t _{CLCH} –3		t _{CLCH} –3		ns
80	t _{CLCLX}	LCS Inactive Delay	0	25	0	20	ns
81	t _{CLCSL}	LCS Active Delay	0	25	0	20	ns
Refree	sh Timing	Cycle Parameters					
79	t _{CLRFD}	CLKOUTA Low to RFSH Valid	0	25	0	20	ns
82	t _{CLRF}	CLKOUTA High to RFSH Invalid	0	25	0	20	ns
85	t _{RFCY}	RFSH Cycle Time	6 x t _{CLCL}		6 x t _{CLCL}		ns
86	t _{LCRF}	LCS Inactive to RFSH Active Delay			2t _{CLCL} -3		ns

Notes:

All timing parameters are measured at $V_{CC}/2$ with 50 pF loading on CLKOUTA unless otherwise noted. All output test conditions are with C_L =50 pF. For switching tests, V_{IL} =0.3 V and V_{IH} = V_{CC} -0.3 V.

a Testing is performed with equal loading on referenced pins.

Switching Characteristics over Commercial and Industrial Operating Ranges PSRAM Refresh Cycle (33 MHz)

			Preliminary	/	
		Parameter	33 MHz		1
No.	Symbol	Description	Min	Max	Unit
General	Timing Resp	oonses			
9	t _{CHLH}	ALE Active Delay		15	ns
10		ALE Width	t _{CLCL} -10=20		ns
11	t _{CHLL}	ALE Inactive Delay		15	ns
Read/W	rite Cycle Tin	ning Responses			
25	t _{CLRL}	RD Active Delay	0	15	ns
26	t _{RLRH}	RD Pulse Width	2t _{CLCL} -15=45		ns
27	t _{CLRH}	RD Inactive Delay	0	15	ns
28	t _{RHLH}	RD Inactive to ALE High ^(a)	t _{CLCH} –3		ns
80	t _{CLCLX}	LCS Inactive Delay	0	15	ns
81	t _{CLCSL}	LCS Active Delay	0	15	ns
Refresh	Timing Cycle	e Parameters			
79	t _{CLRFD}	CLKOUTA Low to RFSH Valid	0	15	ns
82	t _{CLRF}	CLKOUTA High to RFSH Invalid	0	15	ns
85	t _{RFCY}	RFSH Cycle Time	6 x t _{CLCL}		ns
86	t _{LCRF}	LCS Inactive to RFSH Active Delay	2t _{CLCL} –3		ns

Notes:

All timing parameters are measured at $V_{CC}/2$ with 50 pF loading on CLKOUTA unless otherwise noted. All output test conditions are with C_L =50 pF. For switching tests, V_{IL} =0.3 V and V_{IH} = V_{CC} -0.3 V.

a Testing is performed with equal loading on referenced pins.

Switching Characteristics over Commercial Operating Ranges PSRAM Refresh Cycle (40 MHz)


			Preliminary	/	
		Parameter	40 MHz		
No.	Symbol	Description	Min	Max	Unit
General	Timing Resp	oonses			
9	^t CHLH	ALE Active Delay		12	ns
10	t _{LHLL}	ALE Width	t _{CLCL} -5=20		ns
11	t _{CHLL}	ALE Inactive Delay		12	ns
Read/W	ite Cycle Tin	ning Responses			
25	t _{CLRL}	RD Active Delay	0	10	ns
26	t _{RLRH}	RD Pulse Width	$2t_{CLCL} - 10 = 40$		ns
27	^t CLRH	RD Inactive Delay	0	12	ns
28	t _{RHLH}	RD Inactive to ALE High ^(a)	t _{CLCH} -2		ns
80	^t CLCLX	LCS Inactive Delay	0	12	ns
81	t _{CLCSL}	LCS Active Delay	0	12	ns
Refresh	Timing Cycl	e Parameters			
79	t _{CLRFD}	CLKOUTA Low to RFSH Valid	0	12	ns
82	t _{CLRF}	CLKOUTA High to RFSH Invalid	0	12	ns
85	t _{RFCY}	RFSH Cycle Time	6 x t _{CLCL}		ns
86	t _{LCRF}	LCS Inactive to RFSH Active Delay	2t _{CLCL} –1.25		ns

Notes:

All timing parameters are measured at $V_{CC}/2$ with 50 pF loading on CLKOUTA unless otherwise noted. All output test conditions are with C_L =50 pF. For switching tests, V_{IL} =0.3 V and V_{IH} = V_{CC} -0.3 V.

a Testing is performed with equal loading on referenced pins.

PSRAM Refresh Cycle Waveforms



Note:

* The period t_w is fixed at three wait states for PSRAM auto refresh only.

Switching Characteristics over Commercial and Industrial Operating Ranges Interrupt Acknowledge Cycle (20 MHz and 25 MHz)

				Prelin	ninary		
		Parameter	20 MHz		25 MHz		
No.	Symbol	Description	Min	Max	Min	Max	Unit
Gener	al Timing I	Requirements					
1	t _{DVCL}	Data in Setup	10		10		ns
2	t _{CLDX}	Data in Hold	3		3		ns
Gener	al Timing	Responses					
3	t _{CHSV}	Status Active Delay	0	25	0	20	ns
4	t _{CLSH}	Status Inactive Delay	0	25	0	20	ns
7	t _{CLDV}	Data Valid Delay	0	25	0	20	ns
8	t _{CHDX}	Status Hold Time	0		0		ns
9	t _{CHLH}	ALE Active Delay		25		20	ns
10	t _{LHLL}	ALE Width	t _{CLCL} -10=40		t _{CLCL} -10=30		ns
11	t _{CHLL}	ALE Inactive Delay		25		20	ns
12	t _{AVLL}	AD Address Invalid to ALE $Low^{(a)}$	t _{CLCH}		t _{CLCH}		ns
15	t _{CLAZ}	AD Address Float Delay	t _{CLAX} =0	25	t _{CLAX} =0	20	ns
19	t _{DXDL}	DEN Inactive to DT/R Low ^(a)	0		0		ns
20	t _{CVCTV}	Control Active Delay 1 ^(b)	0	25	0	20	ns
21	t _{CVDEX}	DEN Inactive Delay	0	25	0	20	ns
22	t _{СНСТV}	Control Active Delay 2 ^(c)	0	25	0	20	ns
23	t _{LHAV}	ALE High to Address Valid	20		15		ns
31	t _{CVCTX}	Control Inactive Delay ^(b)	0	25	0	20	ns
68	t _{CHAV}	CLKOUTA High to A Address Valid	0	25	0	20	ns

Notes:

All timing parameters are measured at $V_{CC}/2$ with 50 pF loading on CLKOUTA, unless otherwise noted. All output test conditions are with C_L =50 pF. For switching tests, V_{IL} =0.3 V and V_{IH} = V_{CC} -0.3 V.

a Testing is performed with equal loading on referenced pins.

b This parameter applies to the INTA1-INTA0 signals.

c This parameter applies to the \overline{DEN} and DT/\overline{R} signals.

Switching Characteristics over Commercial and Industrial Operating Ranges Interrupt Acknowledge Cycle (33 MHz)

			Preliminar	y	
		Parameter	33 MHz		
No.	Symbol	Description	Min	Max	Unit
General	Timing Requi	rements			
1	t _{DVCL}	Data in Setup	8		ns
2	t _{CLDX}	Data in Hold	3		ns
General	Timing Respo	onses			
3	t _{CHSV}	Status Active Delay	0	15	ns
4	t _{CLSH}	Status Inactive Delay	0	15	ns
7	t _{CLDV}	Data Valid Delay	0	15	ns
8	t _{CHDX}	Status Hold Time	0		ns
9	t _{CHLH}	ALE Active Delay		15	ns
10	t _{LHLL}	ALE Width	t _{CLCL} -10=20		ns
11	^t CHLL	ALE Inactive Delay		15	ns
12	t _{AVLL}	AD Address Invalid to ALE Low ^(a)	t _{CLCH}		ns
15	t _{CLAZ}	AD Address Float Delay	t _{CLAX} =0	15	ns
19	t _{DXDL}	DEN Inactive to DT/R Low ^(a)	0		ns
20	t _{CVCTV}	Control Active Delay 1 ^(b)	0	15	ns
21	t _{CVDEX}	DEN Inactive Delay	0	15	ns
22	^t снстv	Control Active Delay 2 ^(c)	0	15	ns
23	t _{LHAV}	ALE High to Address Valid	10		ns
31	t _{CVCTX}	Control Inactive Delay ^(b)	0	15	ns
68	t _{CHAV}	CLKOUTA High to A Address Valid	0	15	ns

Notes:

All timing parameters are measured at $V_{CC}/2$ with 50 pF loading on CLKOUTA, unless otherwise noted. All output test conditions are with C_L =50 pF. For switching tests, V_{IL} =0.3 V and V_{IH} = V_{CC} -0.3 V.

a Testing is performed with equal loading on referenced pins.

b This parameter applies to the INTA1-INTA0 signals.

c This parameter applies to the \overline{DEN} and DT/\overline{R} signals.

Switching Characteristics over Commercial Operating Ranges Interrupt Acknowledge Cycle (40 MHz)

			Preliminary	/	
		Parameter	40 MHz		
No.	Symbol	Description	Min	Max	Unit
General	Timing Requ	irements		_	
1	t _{DVCL}	Data in Setup	5		ns
2	t _{CLDX}	Data in Hold	2		ns
General	Timing Resp	onses			
3	t _{CHSV}	Status Active Delay	0	12	ns
4	t _{CLSH}	Status Inactive Delay	0	12	ns
7	t _{CLDV}	Data Valid Delay	0	12	ns
8	t _{CHDX}	Status Hold Time	0		ns
9	t _{CHLH}	ALE Active Delay		12	ns
10	t _{LHLL}	ALE Width	$t_{CLCL} - 5 = 20$		ns
11	^t CHLL	ALE Inactive Delay		12	ns
12	t _{AVLL}	AD Address Invalid to ALE Low ^(a)	t _{CLCH}		ns
15	t _{CLAZ}	AD Address Float Delay	t _{CLAX} =0	12	ns
19	t _{DXDL}	DEN Inactive to DT/R Low ^(a)	0		ns
20	^t cvctv	Control Active Delay 1 ^(b)	0	12	ns
21	^t CVDEX	DEN Inactive Delay	0	14	ns
22	^t снстv	Control Active Delay 2 ^(c)	0	12	ns
23	t _{lhav}	ALE High to Address Valid	7.5		ns
31	^t сvстх	Control Inactive Delay ^(b)	0	12	ns
68	t _{CHAV}	CLKOUTA High to A Address Valid	0	10	ns

Notes:


All timing parameters are measured at $V_{CC}/2$ with 50 pF loading on CLKOUTA, unless otherwise noted. All output test conditions are with C_L =50 pF. For switching tests, V_{IL} =0.3 V and V_{IH} = V_{CC} -0.3 V.

a Testing is performed with equal loading on referenced pins.

b This parameter applies to the INTA1-INTA0 signals.

c This parameter applies to the \overline{DEN} and DT/\overline{R} signals.

Interrupt Acknowledge Cycle Waveforms



Notes:

- * Am186ER microcontroller only
- ** Am188ER microcontroller only
- a The status bits become inactive in the state preceding t_4 .
- *b* The data hold time lasts only until the interrupt acknowledge signal deasserts, even if the interrupt acknowledge transition occurs prior to t_{CLDX} (min).
- c This parameter applies to an interrupt acknowledge cycle that follows a write cycle.
- d If followed by a write cycle, this change occurs in the state preceding that write cycle.

Switching Characteristics over Commercial and Industrial Operating Ranges Software Halt Cycle (20 MHz and 25 MHz)

	Preliminary						
		Parameter	20 MHz 25 MHz				
No.	Symbol	Description	Min	Max	Min	Max	Unit
Gener	General Timing Responses						
3	t _{CHSV}	Status Active Delay	0	25	0	20	ns
4	t _{CLSH}	Status Inactive Delay	0	25	0	20	ns
5	t _{CLAV}	AD Address Invalid Delay	0	25	0	20	ns
9	t _{CHLH}	ALE Active Delay		25		20	ns
10		ALE Width	t _{CLCL} -10=40		$t_{CLCL} - 10 = 30$		ns
11	t _{CHLL}	ALE Inactive Delay		25		20	ns
19	t _{DXDL}	DEN Inactive to DT/R Low ^(a)	0		0		ns
22	^t снсти	Control Active Delay 2 ^(b)	0	25	0	20	ns
68	t _{CHAV}	CLKOUTA High to A Address Invalid	0	25	0	20	ns

Notes:

All timing parameters are measured at $V_{CC}/2$ with 50 pF loading on CLKOUTA, unless otherwise noted. All output test conditions are with C_L =50 pF. For switching tests, V_{IL} =0.3 V and V_{IH} = V_{CC} -0.3 V.

a Testing is performed with equal loading on referenced pins.

b This parameter applies to the DEN signal.

Switching Characteristics over Commercial and Industrial Operating Ranges Software Halt Cycle (33 MHz)

			Preliminary	r	
		Parameter	33 MHz		
No.	Symbol	Description	Min	Max	Unit
General Timing Responses					
3	t _{CHSV}	Status Active Delay	0	15	ns
4	t _{CLSH}	Status Inactive Delay	0	15	ns
5	t _{CLAV}	AD Address Invalid Delay	0	15	ns
9	t _{CHLH}	ALE Active Delay		15	ns
10	t _{LHLL}	ALE Width	$t_{CLCL} - 10 = 20$		ns
11	t _{CHLL}	ALE Inactive Delay		15	ns
19	t _{DXDL}	DEN Inactive to DT/R Low ^(a)	0		ns
22	^t снстv	Control Active Delay 2 ^(b)	0	15	ns
68	^t CHAV	CLKOUTA High to A Address Invalid	0	15	ns

Notes:

All timing parameters are measured at $V_{CC}/2$ with 50 pF loading on CLKOUTA, unless otherwise noted. All output test conditions are with C_L =50 pF. For switching tests, V_{IL} =0.3 V and V_{IH} = V_{CC} -0.3 V.

a Testing is performed with equal loading on referenced pins.

b This parameter applies to the DEN signal.

Switching Characteristics over Commercial Operating Ranges Software Halt Cycle (40 MHz)

			Preliminary	,	
		Parameter	40 MHz		1
No.	Symbol	Description	Min	Max	Unit
General	Timing Resp	onses			
3	t _{CHSV}	Status Active Delay	0	12	ns
4	t _{CLSH}	Status Inactive Delay	0	12	ns
5	t _{CLAV}	AD Address Invalid Delay	0	12	ns
9	t _{CHLH}	ALE Active Delay		12	ns
10	t _{LHLL}	ALE Width	t _{CLCL} -5=20		ns
11	t _{CHLL}	ALE Inactive Delay		12	ns
19	t _{DXDL}	DEN Inactive to DT/R Low ^(a)	0		ns
22	^t снстv	Control Active Delay 2 ^(b)	0	12	ns
68	t _{CHAV}	CLKOUTA High to A Address Invalid	0	10	ns


Notes:

All timing parameters are measured at $V_{CC}/2$ with 50 pF loading on CLKOUTA, unless otherwise noted. All output test conditions are with C_L =50 pF. For switching tests, V_{IL} =0.3 V and V_{IH} = V_{CC} -0.3 V.

a Testing is performed with equal loading on referenced pins.

b This parameter applies to the DEN signal.

Software Halt Cycle Waveforms



Notes:

* Am186ER microcontroller only

* Am188ER microcontroller only

Switching Characteristics over Commercial and Industrial Operating Ranges Clock (20 MHz and 25 MHz)

				Prelin	ninary		
		Parameter	20 MHz		25 MHz		
No.	Symbol	Description	Min	Мах	Min	Max	Unit
CLKI	N Require	ments for Times One Mode					
36	t _{CKIN}	X1 Period ^(a)	50	60	40	60	ns
37	t _{CLCK}	X1 Low Time (1.5 V) ^(a)	15		15		ns
38	t _{СНСК}	X1 High Time (1.5 V) ^(a)	15		15		ns
39	t _{CKHL}	X1 Fall Time (3.5 to 1.0 V) ^(a)		5		5	ns
40	t _{CKLH}	X1 Rise Time (1.0 to 3.5 V) ^(a)		5		5	ns
CLKI		ments for Divide by Two Mode					
36	t _{CKIN}	X1 Period ^(a)	25	TBD	20	TBD	ns
37	t _{CLCK}	X1 Low Time (1.5 V) ^(a)	7.5		10		ns
38	t _{CHCK}	X1 High Time (1.5 V) ^(a)	7.5		10		ns
39		X1 Fall Time (3.5 to 1.0 V) ^(a)		5		5	ns
40	t _{CKLH}	X1 Rise Time (1.0 to 3.5 V) ^(a)		5		5	ns
CLKC)UT Timi n	g					
42	t _{CLCL}	CLKOUTA Period	50		40		ns
43	t _{CLCH}	CLKOUTA Low Time (C _L =50 pF)	$0.5t_{CLCL} - 2 = 23$		$0.5t_{CLCL} - 2 = 18$		ns
44	t _{CHCL}	CLKOUTA High Time (C _L =50 pF)	$0.5t_{CLCL} - 2 = 23$		$0.5t_{CLCL} - 2 = 18$		ns
45	t _{CH1CH2}	CLKOUTA Rise Time (1.0 to 3.5 V)		3		3	ns
46	t _{CL2CL1}	CLKOUTA Fall Time (3.5 to 1.0 V)		3		3	ns
61	t _{LOCK}	Maximum PLL Lock Time		1		1	ms
69	t _{CICOA}	X1 to CLKOUTA Skew		15		15	ns
70	t _{CICOB}	X1 to CLKOUTB Skew		21		21	ns

Notes:

All timing parameters are measured at $V_{CC}/2$ with 50 pF loading on CLKOUTA, unless otherwise noted. All output test conditions are with C_L =50 pF. For switching tests, V_{IL} =0.3 V and V_{IH} = V_{CC} -0.3 V.

a The specifications for CLKIN are applicable to the Divide by Two and Times One modes.

The Times One mode should be used for operations from 16 MHz to 20 MHz. The Times Four mode should be used for operations above 20 MHz.

Switching Characteristics over Commercial and Industrial Operating Ranges Clock (33 MHz)

			Preliminary		
		Parameter	33 MHz		1
No.	Symbol	Description	Min	Max	Unit
CLKIN I	Requirement	ts for Times Four Mode			
36	t _{CKIN}	X1 Period ^(a)	120	125	ns
37	t _{CLCK}	X1 Low Time (1.5 V) ^(a)	55		ns
38	t _{CHCK}	X1 High Time (1.5 V) ^(a)	55		ns
39	t _{CKHL}	X1 Fall Time (3.5 to 1.0 V) ^(a)		5	ns
40	t _{cklh}	X1 Rise Time (1.0 to 3.5 V) ^(a)		5	ns
CLKIN I	Requirement	ts for Times One Mode			
36	t _{CKIN}	X1 Period ^(a)	30	60	ns
37	t _{CLCK}	X1 Low Time (1.5 V) ^(a)	10		ns
38	t _{CHCK}	X1 High Time (1.5 V) ^(a)	10		ns
39	t _{CKHL}	X1 Fall Time (3.5 to 1.0 V) ^(a)		5	ns
40	t _{cklh}	X1 Rise Time (1.0 to 3.5 V) ^(a)		5	ns
	Requirement	ts for Divide by Two Mode			_
36	t _{CKIN}	X1 Period ^(a)	15	TBD	ns
37	t _{CLCK}	X1 Low Time (1.5 V) ^(a)	2.5		ns
38	^t снск	X1 High Time (1.5 V) ^(a)	2.5		ns
39	^t CKHL	X1 Fall Time (3.5 to 1.0 V) ^(a)		5	ns
40	^t скін	X1 Rise Time (1.0 to 3.5 V) ^(a)		5	ns
CLKOU	T Timing				
42	t _{CLCL}	CLKOUTA Period	30		ns
43	^t сlсн	CLKOUTA Low Time (C _L =50 pF)	0.5t _{CLCL} -1.5=13.5		ns
44	t _{CHCL}	CLKOUTA High Time (C _L =50 pF)	$0.5t_{CLCL} - 1.5 = 13.5$		ns
45	t _{CH1CH2}	CLKOUTA Rise Time (1.0 to 3.5 V)		3	ns
46	t _{CL2CL1}	CLKOUTA Fall Time (3.5 to 1.0 V)		3	ns
61	t _{LOCK}	Maximum PLL Lock Time		1	ms
69	t _{CICOA}	X1 to CLKOUTA Skew		15	ns
70	tсісов	X1 to CLKOUTB Skew		21	ns

Notes:

All timing parameters are measured at $V_{CC}/2$ with 50 pF loading on CLKOUTA, unless otherwise noted. All output test conditions are with $C_L=50$ pF. For switching tests, $V_{IL}=0.3$ V and $V_{IH}=V_{CC}-0.3$ V.

a The Times One mode should be used for operations from 16 MHz to 20 MHz. The Times Four mode should be used for operations above 20 MHz.

Switching Characteristics over Commercial Operating Ranges Clock (40 MHz)


			Preliminary		
		Parameter	40 MHz		1
No.	Symbol	Description	Min	Max	Unit
CLKIN F	Requirements	for Times Four Mode			
36	t _{CKIN}	X1 Period ^(a)	100	125	ns
37	t _{CLCK}	X1 Low Time (1.5 V) ^(a)	45		ns
38	t _{CHCK}	X1 High Time (1.5 V) ^(a)	45		ns
39	t _{CKHL}	X1 Fall Time (3.5 to 1.0 V) ^(a)		5	ns
40	t _{CKLH}	X1 Rise Time (1.0 to 3.5 V) ^(a)		5	ns
CLKIN F	Requirements	for Times One Mode			
36	t _{CKIN}	X1 Period ^(a)	25	60	ns
37	t _{CLCK}	X1 Low Time (1.5 V) ^(a)	7.5		ns
38	t _{CHCK}	X1 High Time (1.5 V) ^(a)	7.5		ns
39	t _{CKHL}	X1 Fall Time (3.5 to 1.0 V) ^(a)		5	ns
40	t _{CKLH}	X1 Rise Time (1.0 to 3.5 V) ^(a)		5	ns
CLKIN F	Requirements	for Divide by Two Mode			
36	t _{CKIN}	X1 Period ^(a)	12.5	TBD	ns
37	t _{CLCK}	X1 Low Time (1.5 V) ^(a)	1.25		ns
38	t _{CHCK}	X1 High Time (1.5 V) ^(a)	1.25		ns
39	t _{CKHL}	X1 Fall Time (3.5 to 1.0 V) ^(a)		5	ns
40	t _{CKLH}	X1 Rise Time (1.0 to 3.5 V) ^(a)		5	ns
CLKOU	T Timing	-			
42	t _{CLCL}	CLKOUTA Period	25		ns
43	t _{CLCH}	CLKOUTA Low Time (C _L =50 pF)	0.5t _{CLCL} -1.25=11.25		ns
44	t _{CHCL}	CLKOUTA High Time (C _L =50 pF)	0.5t _{CLCL} -1.25=11.25		ns
45	t _{CH1CH2}	CLKOUTA Rise Time (1.0 to 3.5 V)		3	ns
46	t _{CL2CL1}	CLKOUTA Fall Time (3.5 to 1.0 V)		3	ns
61	t _{LOCK}	Maximum PLL Lock Time		1	ms
69	^t cicoa	X1 to CLKOUTA Skew		15	ns
70	^t сісов	X1 to CLKOUTB Skew		21	ns

Notes:


All timing parameters are measured at $V_{CC}/2$ with 50 pF loading on CLKOUTA, unless otherwise noted. All output test conditions are with C_L =50 pF. For switching tests, V_{IL} =0.3 V and V_{IH} = V_{CC} -0.3 V.

a The Times One mode should be used for operations from 16 MHz to 20 MHz. The Times Four mode should be used for operations above 20 MHz.

Clock Waveforms—Active Mode



Clock Waveforms—Power-Save Mode



Notes:

* The CLKOUTB Output Frequency (CBF) bit in the Power Save Control Register (PDCON) is set to 1.

** The CLKOUTB Output Frequency (CBF) bit in the Power Save Control Register (PDCON) is set to 0.

Switching Characteristics over Commercial and Industrial Operating Ranges Ready and Peripheral Timing (20 MHz and 25 MHz)

			Prelimin	ary	Prelimina	ary	
		Parameter	20 MH	z	25 MH	2	
No.	Symbol	Description	Min	Max	Min	Max	Unit
Ready	Ready and Peripheral Timing Requirements						
47	t _{SRYCL}	SRDY Transition Setup Time ^(a)	10		10		ns
48	t _{CLSRY}	SRDY Transition Hold Time ^(a)	3		3		ns
49	t _{arych}	ARDY Resolution Transition Setup Time ^(b)	10		10		ns
50	t _{CLARX}	ARDY Active Hold Time ^(a)	4		4		ns
51	t _{ARYCHL}	ARDY Inactive Holding Time	4		4		ns
52	t _{ARYLCL}	ARDY Setup Time ^(a)	15		15		ns
53	t _{INVCH}	Peripheral Setup Time ^(b)	10		10		ns
54	t _{INVCL}	DRQ Setup Time ^(b)	10		10		ns
Periph	eral Timing	Responses					
55	t _{CLTMV}	Timer Output Delay		25		20	ns

Notes:

All timing parameters are measured at $V_{CC}/2$ with 50 pF loading on CLKOUTA, unless otherwise noted. All output test conditions are with C_L =50 pF. For switching tests, V_{IL} =0.3 V and V_{IH} = V_{CC} -0.3 V.

a This timing must be met to guarantee proper operation.

b This timing must be met to guarantee recognition at the clock edge.

Switching Characteristics over Commercial and Industrial Operating Ranges Ready and Peripheral Timing (33 MHz)

			Prelimina	у	
		Parameter	33 MHz		
No.	Symbol	Description	Min	Max	Unit
Ready a	nd Peripheral	Timing Requirements			
47	t _{SRYCL}	SRDY Transition Setup Time ^(a)	8		ns
48	t _{CLSRY}	SRDY Transition Hold Time ^(a)	3		ns
49	t _{ARYCH}	ARDY Resolution Transition Setup Time ^(b)	8		ns
50	t _{CLARX}	ARDY Active Hold Time ^(a)	4		ns
51	t _{ARYCHL}	ARDY Inactive Holding Time	4		ns
52	t _{ARYLCL}	ARDY Setup Time ^(a)	10		ns
53	t _{INVCH}	Peripheral Setup Time ^(b)	8		ns
54	t _{INVCL}	DRQ Setup Time ^(b)	8		ns
Periphe	ral Timing Res	sponses			
55	t _{CLTMV}	Timer Output Delay		15	ns

Notes:

All timing parameters are measured at $V_{CC}/2$ with 50 pF loading on CLKOUTA unless otherwise noted. All output test conditions are with $C_I = 50$ pF. For switching tests, $V_{II} = 0.3$ V and $V_{IH} = V_{CC} - 0.3$ V.

a This timing must be met to guarantee proper operation.

b This timing must be met to guarantee recognition at the clock edge.

Switching Characteristics over Commercial Operating Ranges Ready and Peripheral Timing (40 MHz)

			Preliminar	ry	
		Parameter	40 MHz		
No.	Symbol	Description	Min	Max	Unit
Ready a	nd Peripheral	I Timing Requirements			
47	t _{SRYCL}	SRDY Transition Setup Time ^(a)	5		ns
48	t _{CLSRY}	SRDY Transition Hold Time ^(a)	2		ns
49	t _{ARYCH}	ARDY Resolution Transition Setup Time ^(b)	5		ns
50	t _{CLARX}	ARDY Active Hold Time ^(a)	3		ns
51	t _{ARYCHL}	ARDY Inactive Holding Time	5		ns
52	tARYLCL	ARDY Setup Time ^(a)	5		ns
53	t _{INVCH}	Peripheral Setup Time ^(b)	5		ns
54	t _{INVCL}	DRQ Setup Time ^(b)	5		ns
Periphe	ral Timing Re	sponses			
55	t _{CLTMV}	Timer Output Delay		12	ns


Notes:

All timing parameters are measured at $V_{CC}/2$ with 50 pF loading on CLKOUTA unless otherwise noted. All output test conditions are with $C_L=50$ pF. For switching tests, $V_{IL}=0.3$ V and $V_{IH}=V_{CC}-0.3$ V.


a This timing must be met to guarantee proper operation.


b This timing must be met to guarantee recognition at the clock edge.

Synchronous Ready Waveforms



Asynchronous Ready Waveforms





Switching Characteristics over Commercial and Industrial Operating Ranges Reset and Bus Hold (20 MHz and 25 MHz)

			Preliminary				
		Parameter	20 Mł	Ηz	25 M	Hz]
No.	Symbol	Description	Min	Max	Min	Max	Unit
Reset and Bus Hold Timing Requirements							
5	t _{CLAV}	AD Address Valid Delay	0	25	0	20	ns
15	t _{CLAZ}	AD Address Float Delay	0	25	0	20	ns
57	t _{RESIN}	RES Setup Time	10		10		ns
58	t _{HVCL}	HOLD Setup ^(a)	10		10		ns
Reset	and Bus H	lold Timing Responses					
62	t _{CLHAV}	HLDA Valid Delay	0	25	0	20	ns
63	t _{CHCZ}	Command Lines Float Delay		25		20	ns
64	t _{CHCV}	Command Lines Valid Delay (after Float)		25		20	ns

Switching Characteristics over Commercial and Industrial Operating Ranges Reset and Bus Hold (33 MHz)

			Preliminary			
		Parameter	33 Mł	łz		
No.	Symbol	Description	Min Max		Unit	
Reset and Bus Hold Timing Requirements						
5	t _{CLAV}	AD Address Valid Delay	0	15	ns	
15	t _{CLAZ}	AD Address Float Delay	0	15	ns	
57	t _{RESIN}	RES Setup Time	8		ns	
58	t _{HVCL}	HOLD Setup ^(a)	8		ns	
Reset a	nd Bus Hold	Timing Responses				
62	t _{CLHAV}	HLDA Valid Delay	0	15	ns	
63	t _{CHCZ}	Command Lines Float Delay		15	ns	
64	t _{CHCV}	Command Lines Valid Delay (after Float)		15	ns	

Notes:

All timing parameters are measured at $V_{CC}/2$ with 50 pF loading on CLKOUTA, unless otherwise noted. All output test conditions are with C_L =50 pF. For switching tests, V_{IL} =0.3 V and V_{IH} = V_{CC} -0.3 V.

a This timing must be met to guarantee recognition at the next clock.

Switching Characteristics over Commercial Operating Ranges Reset and Bus Hold (40 MHz)


			Prelimir	nary	
		Parameter	40 MH	łz	
No.	Symbol	Description	Min	Max	Unit
Reset and Bus Hold Timing Requirements					
5	t _{CLAV}	AD Address Valid Delay	0	12	ns
15	t _{CLAZ}	AD Address Float Delay	0	12	ns
57	t _{RESIN}	RES Setup Time	5		ns
58	t _{HVCL}	HOLD Setup ^(a)	5		ns
Reset a	nd Bus Hold	Timing Responses			
62	t _{CLHAV}	HLDA Valid Delay	0	12	ns
63	t _{CHCZ}	Command Lines Float Delay		12	ns
64	t _{CHCV}	Command Lines Valid Delay (after Float)		12	ns

Notes:

All timing parameters are measured at $V_{CC}/2$ with 50 pF loading on CLKOUTA, unless otherwise noted. All output test conditions are with C_L =50 pF. For switching tests, V_{IL} =0.3 V and V_{IH} = V_{CC} -0.3 V.

a This timing must be met to guarantee recognition at the next clock.


Reset Waveforms



Note:

RES must be held Low for 1 ms during power-up to ensure proper device initialization. Activating the PLL will require 1 ms to achieve a stable clock.

Signals Related to Reset Waveforms




Notes:


- * Because BHE, RFSH2, S6, UZI, S1, and S0 are not driven for 6.5 clocks after reset, their alternate functions can be asserted with external pulldown resistors.
- ** In Divide by Two mode and Times One mode, S6/CLKSEL1 and UZI/CLKSEL2 must be held for 3 clock cycles after reset negates.

***In Times Four mode, S6/CLKSEL1 and UZI/CLKSEL2 must be held for 5 clock cycles after reset negates.

Bus Hold Waveforms—Entering



Bus Hold Waveforms—Leaving



Switching Characteristics over Commercial and Industrial Operating Ranges Synchronous Serial Interface (SSI) (20 MHz and 25 MHz)

			Preliminary						
Parameter			20 MHz		25 MHz				
No.	Symbol	Description	Min	Max	Min	Max	Unit		
Synchronous Serial Port Timing Requirements									
75	t _{DVSH}	Data Valid to SCLK High	10		10		ns		
77	t _{SHDX}	SCLK High to SPI Data Hold	3		3		ns		
Synch	Synchronous Serial Port Timing Responses								
71	^t CLEV	CLKOUTA Low to SDEN1 or SDEN0 Valid		25		20	ns		
72	t _{CLSL}	CLKOUTA Low to SCLK Low		25		20	ns		
78	t _{SLDV}	SCLK Low to Data Valid		25		20	ns		

Switching Characteristics over Commercial and Industrial Operating Ranges Synchronous Serial Interface (SSI) (33 MHz)

			Preliminary		
Parameter			33 MHz		
No.	Symbol	Description	Min	Max	Unit
Synchro	onous Serial I	Port Timing Requirements			
75	t _{DVSH}	Data Valid to SCLK High	8		ns
77	t _{SHDX}	SCLK High to SPI Data Hold	2		ns
Synchro	onous Serial I	Port Timing Responses			
71	t _{CLEV}	CLKOUTA Low to SDEN1 or SDEN0 Valid	0	15	ns
72	t _{CLSL}	CLKOUTA Low to SCLK Low	0	15	ns
78	t _{SLDV}	SCLK Low to Data Valid	0	15	ns

Note:

All timing parameters are measured at $V_{CC}/2$ with 50 pF loading on CLKOUTA, unless otherwise noted. All output test conditions are with $C_L=50$ pF. For switching tests, $V_{IL}=0.3$ V and $V_{IH}=V_{CC}-0.3$ V.

Switching Characteristics over Commercial Operating Ranges Synchronous Serial Interface (SSI) (40 MHz)


	Preliminary		у		
Parameter			40 MHz		
No.	Symbol	Description	Min	Max	Unit
Synchro	nous Serial I	Port Timing Requirements			
75	t _{DVSH}	Data Valid to SCLK High	5		ns
77	t _{SHDX}	SCLK High to SPI Data Hold	2		ns
Synchro	nous Serial F	Port Timing Responses			
71	^t CLEV	CLKOUTA Low to SDEN1 or SDEN0 Valid	0	12	ns
72	t _{CLSL}	CLKOUTA Low to SCLK Low	0	12	ns
78	t _{SLDV}	SCLK Low to Data Valid	0	12	ns

Note:

All timing parameters are measured at $V_{CC}/2$ with 50 pF loading on CLKOUTA, unless otherwise noted. All output test conditions are with C_L =50 pF. For switching tests, V_{IL} =0.3 V and V_{IH} = V_{CC} -0.3 V.

104

Synchronous Serial Interface (SSI) Waveforms




Note:

SDATA is bidirectional and used for either transmit (TX) or receive (RX). Timing is shown separately for each case.

TQFP PHYSICAL DIMENSIONS PQL 100, Trimmed and Formed

Thin Quad Flat Pack



16-038-PQT-2_AI PQL100 9.3.96 lv

Notes:

1. All measurements are in millimeters, unless otherwise noted.

0.17

0.27

0.50 BSC


2. Not to scale; for reference only.

1.00 REF.

Am186[™]ER and Am188[™]ER Microcontrollers

- 11° – 13°

PQFP PHYSICAL DIMENSIONS PQR 100, Trimmed and Formed Plastic Quad Flat Pack



2. Not to scale; for reference only.