## Am2147/Am21L47

4096x1 Static RAM

## DISTINCTIVE CHARACTERISTICS

- High speed access times down to 35 ns maximum
- Automatic power-down when deselected
- Low power dissipation

- · High output drive
- TTL compatible interface levels
- No power-on current surge

## GENERAL DESCRIPTION


The Am2147/Am21L47 Series are high-performance, 4096 x 1-bit, static, read/write, random-access memories. It is organized as 4096 words by one bit per word. All interface signal levels are identical to TTL specifications, providing good noise immunity and simplified system design. All inputs are purely capacitive MOS loads. The outputs will drive up to seven standard TTL loads or up to six Schottky TTL loads.

Only a single +5-volt power supply is required. When deselected  $(\overline{CS} \geqslant V_{IH})$ , the Am2147 automatically enters a

power-down mode which reduces power dissipation by more than 85%. When selected, the chip powers up again with no access time penalty.

Data In and Data Out use separate pins on the standard 18pin package. Data Out is the same polarity as Data In. Data Out is a three-state signal allowing wired-or operation of several chips. Data In and Data Out may be connected together for operation in a common data bus environment.

### BLOCK DIAGRAM




## PRODUCT SELECTOR GUIDE

	Am2147-35	Am2147-45	Am21L47-45	Am2147-55	Am21L47-55	Am2147-70	Am21L47-70
Part Number	Am2147-35	Alliz 147 40	-		l I	70	70
Maximum Access	35	45	45	55	55	70	,,,,,
time (ns)		<del> </del>			105	160	125
Maximum Active	180	180	125	180	125	(180 mil)	120
Current (mA)			<del> </del>			20	15
Maximum Standby	30	30	15	30	15	(30 mil)	
Current (mA)						Yes	1
Full Military Operating Range Version		Yes		Yes		165	

8077984 0000027 334 📟

4-35

## CONNECTION DIAGRAMS Top View




<sup>\*</sup>Also available for military customers in an 18-Pin Ceramic Flatpack. Pinout is identical to DIPs.

Note: Pin 1 is marked for orientation.

#### BIT MAP

Address [	Address Designators							
External	Internal							
A <sub>0</sub>	A <sub>2</sub>							
A <sub>1</sub>	A <sub>5</sub>							
A <sub>2</sub>	A4							
A3	Аз							
A4	A <sub>8</sub>							
A <sub>5</sub>	A <sub>7</sub>							
A <sub>6</sub>	A <sub>1</sub>							
A <sub>7</sub>	A <sub>0</sub>							
A <sub>8</sub>	A <sub>11</sub>							
Ag	Ag							
A <sub>10</sub>	A <sub>10</sub>							
A <sub>11</sub>	A <sub>6</sub>							



Die Size: 0.130 x 0.106

8077984 0000028 270 🖿

4-36


Am27C256

#### ORDERING INFORMATION

#### Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: a. Device Number

- b. Speed Option (if applicable)
- c. Package Type
- d. Temperature Range
- e. Optional Processing



Valid (	Valid Combinations							
AM2147-35								
AM2147-45	7							
AM2147-55	T							
AM2147-35 AM2147-45	PC, PCB, DC, DCB,							
AM21L47-45	20, 200							
AM21L47-55								
AM21L47-70								

#### Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult MSIS sales department to confirm availability of specific valid combinations, and to obtain additional data on MSIS's standard military grade products.


8077984 0000029 107

#### MILITARY ORDERING INFORMATION

#### **APL Products**

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. The order number (Valid Combination) is formed by a combination of: a. Device Number

- - b. Speed Option (if applicable)
  - c. Device Class
  - d. Package Type
  - e. Lead Finish



Valid Com	binations
AM2147-45	
AM2147-55	/BVA
AM2147-70	]
AM2147-45	
AM2147-55	/BUC
AM2147-70	1

### Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult MSIS sales department to confirm availability of specific valid combinations, and to obtain additional data on MSIS's standard military grade products.

#### **Group A Tests**

Group A tests consist of Subgroups 1, 2, 3, 7, 8, 9, 10, 11.

#### PIN DESCRIPTION

#### A<sub>0</sub> - A<sub>11</sub> Address inputs

The address input lines select the RAM location to be read or written.

#### <u>CS</u> Chip Select (Input, Active LOW)

The Chip Select selects the memory device.

#### WE Write Enable (Input, Active LOW)

When WE is LOW and CS is also LOW, data is written into the location specified on the address pins.

#### D<sub>IN</sub> Data In (Input)

This pin is used for entering data during write operations.

#### Data Out (Output, Three-State)

This pin is three state during write operations. It becomes active when CS is LOW and WE is HIGH.

**Power Supply** Vcc

Ground ٧ss

8077984 0000030 929 1

4-38

Am2147/Am21L47

#### ABSOLUTE MAXIMUM RATINGS

Storage Temperature65 to +150°C
Ambient Temperature with
Power Applied55 to + 125°C
Supply Voltage0.5 V to +7.0 V
Signal Voltages with
respect to ground3.5 V to +7.0 V
Power Dissipation1.2 W
DC Output Current

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

Absolute Maximum Ratings are for system-design reference; parameters given are not 100% tested.

#### **OPERATING RANGES**

(T <sub>A</sub> ) 0 to +70°C +4.5 V to +5.5 V
(T <sub>A</sub> )*55 to +125°C +4.5 V to +5.5 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over operating ranges unless otherwise specified (for APL Products, Group A, Subgroups 1, 2, 3 are tested unless otherwise noted)

<b>D</b>			Am2147-35 Am2147-45 Am2147-55		Am21L47-45 Am21L47-55 Am21L47-70		Am2147-70			
Parameter Symbol	Parameter Description	Test (	Conditions	Min.	Max.	Min.	Max.	Min.	Max.	Unit
<sup>ј</sup> ОН	OH Output High Current VOH = 2.4 V VCC = 4.5 V			-4		-4		- 4		mA
			T <sub>A</sub> = 70°C	12		12		12		mA
lol	Output Low Current	V <sub>OL</sub> = 0.4 V	T <sub>A</sub> = 125°C	8		N/A		8		1 1114
VIH	Input High Voltage			2.0	6.0	2.0	6.0	2.0	6.0	V
VIL	Input Low Voltage			-2.5	0.8	- 2.5	0.8	-2.5	0.8	V
IIX	Input Load Current	V <sub>SS</sub> ≤ V <sub>1</sub> ≤ V <sub>CC</sub>		-10	10	-10	10	-10	10	μΑ
loz	Output Leakage Current	GND ≤ V <sub>O</sub> ≤ V <sub>CC</sub> Output Disables	T <sub>A</sub> = -55 to+125°C	-50	50	-50	50	-50	50	μΑ
CI	Input Capacitance	Test Frequency = 1.0	MHz (Note 4)		5		5		5	pF
Co	Output Capacitance	T <sub>A</sub> = 25°C, All pins a	at 0 V, $V_{CC} = 5 V$		6	T	6		6	] Pr
loc	V <sub>CC</sub> Operating	Max. V <sub>CC</sub> CS ≤ V <sub>II</sub>	T <sub>A</sub> = 0 to 70°C		180		125		160	mA
·CC	Supply Current	CS ≤ V <sub>IL</sub> Output Open	TA = -55 to 125°C		180		N/A	1	180	1
	Automatic CS Power Down Current	Max. V <sub>CC</sub> , (CS ≥	T <sub>A</sub> = 0 to 70°C		30		15		20	mA
<sup>I</sup> SB		V <sub>IH</sub> ) (Note 3)	T <sub>A</sub> = -55 to +125°C	0	30		N/A		30	100

- Notes: 1. Test conditions assume signal transition times of 10 ns or less, timing reference levels of 1.5 V, input pulse levels of 0 to 3.0 V and output loading of the specified log /logh and 30 pF load capacitance. Output timing reference is 1.5 V.

  2. The internal write time of the memory is defined by the overlap of CS LOW and WE LOW. Both signals must be low to initiate a write and either signal can terminate a write by going HIGH. The data input setup and hold timing should be referenced to the
  - rising edge of the signal that terminates the write.

    3. A pull-up resistor to  $V_{CC}$  on the  $\overline{CS}$  input is required to keep the device deselected during  $V_{CC}$  power up. Otherwise I<sub>SB</sub> will exceed values given.

  - 4. Those parameters are not 100% tested, but guaranteed by characterization.
    5. Chip deselected greater than 55 ns prior to selection.
    6. Chip deselected less than 55 ns prior to selection.
    6. Chip deselected less than 55 ns prior to selection.
    7. Transition is measured at 1.5 V on the input to V<sub>OH</sub> 500 mV and V<sub>OL</sub> + 500 mV on the outputs using the load shown in Figure B under Switching Test Circuit.
    8. WE is HIGH for read cycle.

  - Device is continuously selected, CS = V<sub>IL</sub>.
     Address valid prior to or coincident with CS transition LOW.

8077984 0000031 865

<sup>\*</sup>TA is defined as the "instant on" case temperature.

# SWITCHING CHARACTERISTICS over operating ranges unless otherwise specified (Note 1) (for APL Products, Group A, Subgroups 9, 10, 11 are tested unless otherwise noted)

	Parameter	- aramotor		Am2147-35		Am2147-45 Am21L47-45		Am2147-55 Am21L47-55		Am2147-70 Am21L47-70		
No.	Symbol			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
R	EAD CYCLE											
1	tRC	Address Valid to Address Do Not Care Time (Read Cycle Time)		35		45		55		70		ns
2	t <sub>AA</sub>	Address Valid to Data Out Valid Delay (Address Access Time)			35		45		55		70	ns
3	<sup>†</sup> ACS1	Chip Select LOW to Data	(Note 5)		35		45		55		70	
4	tACS2	Out Valid	(Note 6)		35		45		65		80	ns
5	tLZ	Chip Select LOW to Data Out On (Notes 4 & 7)		5		5		5		5		ns
6	tHZ	Chip Select HIGH to Data Out Off (Notes 4 & 7)		0	30	0	30	0	30	0	40	ns
7	tон	Output hold after address change		5		5		5		5		ns
8	tPD	Chip Select HIGH Power Down Delay (Note 4)			20		20		20		30	ns
9	tpU	Chip Select LOW to Power Up Delay (Note 4)		0		0		0		0		ns
W	RITE CYCLI	Ξ					h					
10	twc	Address Valid to Address Do Not Care (Write Cycle Time)		35		45		55		70		ns
11	t <sub>WP</sub>	Write Enable LOW to Write Enable High (Note 2)		20		25		25		40		ns
12	twn	Write Enable HIGH to Addre	SS	0		0		10		15		ns
13	twz	Write Enable LOW to Output in Hi Z (Notes 4 & 7)		0	20	0	25	0	25	0	35	ns
14	t <sub>DW</sub>	Data In Valid to Write Enable HIGH		20		25		25		30		ns
15	t <sub>DH</sub>	Data Hold Time		10		10		10		10		ns
16	tas	Address Valid to Write Enable LOW		0		0		0		0		ns
17	tcw	Chip Select LOW to Write E (Note 2)	nable HIGH	35		45		45		55		ns
18	tow	Write Enable HIGH to Output in Low Z (Notes 4 & 7)		0		0		0		0		ns
19	tAW	Address Valid to End of Writ	:ө	35		45		45		55		ns

Notes: See notes following DC Characteristics table.

### SWITCHING TEST CIRCUITS



A. Output Load


B. Output Load for t<sub>HZ</sub>, t<sub>LZ</sub>, t<sub>OW</sub>, t<sub>WZ</sub>

8077984 0000032 711

4-40

Am2147/Am21L47

# SWITCHING WAVEFORMS KEY TO SWITCHING WAVEFORMS




ADDRESS

Loh
Loh
PREVIOUS DATA VALID

WF000461

Read Cycle No. 1 (Notes 8, 9)



Read Cycle No. 2 (Notes 8, 10)


Notes: See notes following DC Characteristics table.

8077984 0000033 638


Am2147/Am21L47

4-41

### SWITCHING WAVEFORMS (Cont'd.)



Write Cycle No. 1 (WE Controlled)



Write Cycle No. 2 (CS Controlled)


Note: If  $\overline{\text{CS}}$  goes HIGH simultaneously with  $\overline{\text{WE}}$  high, the output remains in a high impedance state.

8077984 0000034 574 🚥

4-42

Am2147/Am21L47

#### TYPICAL PERFORMANCE CURVES



8077984 0000035 400

4-43