Am25LS14A

8-Bit Serial/Parallel Two's Complement Multiplier

DISTINCTIVE CHARACTERISTICS

- Two's complement multiplication without correction
- Magnitude only multiplication
- Cascadable for any number of bits
- 8-bit parallel multiplicand data input

- 50MHz minimum clock frequency
- Second sourced by T.I. as the SN54LS/74LS384 IMOXTM process with ECL internal

GENERAL DESCRIPTION

The Am25LS14A is an 8-bit by 1-bit sequential logic element that performs digital multiplication of two numbers represented in two's complement form to produce a two's complement product without correction. The device accepts an 8-bit multiplicand (X input) and stores this data in eight internal latches. The X latches are controlled via the clear input. When the clear input is LOW, all internal flipflops are cleared and the X latches are opened to accept new multiplicand data. When the clear input is HIGH, the latches are closed and are insensitive to X input changes.

The multiplier word data is passed by the Y input in a serial bit stream - least significant bit first. The product is clocked out the S output least significant bit first.

The multiplication of an m-bit multiplicand by an n-bit multiplier results in an m + n bit product. The Am25LS14A must be clocked for m + n clock cycles to produce this two's complement product. Likewise, the n-bit multiplier (Yinput) sign bit data must be extended for the remaining mbits to complete the multiplication cycle.

The device also contains a K input so that devices can be cascaded for longer length X words. The sum (S) output of one device is connected to the K input of the succeeding device when cascading. Likewise, a mode input (M) is used to indicate which device contains the most significant bit. The mode input is wired HIGH or LOW depending on the position of the 8-bit slice in the total X word length.


BLOCK DIAGRAM BD001650

IMOX is a trademark of Advanced Micro Devices

01767C


Refer to Page 13-1 for Essential Information on Military Devices

CONNECTION DIAGRAM Top View




Note: Pin 1 is marked for orientation

LOGIC SYMBOL




METALLIZATION AND PAD LAYOUT



ORDERING INFORMATION

AMD products are available in several packages and operating ranges. The order number is formed by a combination of the following: Device number, speed option (if applicable), package type, operating range and screening option (if desired).



Valid Cor	mbinations
Am25LS14A	PC DC, DM FM XC, XM

Valid Combinations

Consult the AMD sales office in your area to determine if a device is currently available in the combination you wish.

01767C

PIN DESCRIPTION

Pin No.	Name	1/0	Description
	X ₀ , X ₁ , X ₂ , X ₃ , X ₄ , X ₅ , X ₆ , X ₇	1	The eight data inputs for the multiplicand (X) data.
15	Y	1	The serial input for the multiplier (Y) data-least significant bit first.
6	s	0	The serial output for the product of X ● Y—least significant bit first.
7	СР	1	Clock. The buffered common clock input for the serial/parallel multiplier. All functions occur on the LOW-to-HIGH transition of the clock.
1	CLR	T 1	Clear. The buffered common clear for all flip-flops within the device. When the clear is LOW all flip-flops are cleared. Also the buffered X-input latch enable. When the clear input is LOW, the X latches will accept new X-input data.
10	к	1	The sum expansion input to the serial/parallel multiplier. Allows for cascading devices.
9	М	1	The mode control input for the most significant bit of the multiplier. It is used in conjunction with cascading to determine the most significant bit.

FUNCTION TABLE

	INPUTS			INTERNAL	OUTPUT					
CLR	CP	К	М	Χi	Y	Y-1	s	FUNCTION		
_	_	L	L	_	-	_	-	Most Significant Multiplier Device		
-		cs	Н	_	-	_	_	Devices Cascaded in Multiplier String		
L	_	-		ОР	_	L	L	Load New Multiplicand and Clear Internal Sum and Carry Registers		
Н	-	_	-	-	-	-	_	Device Enabled		
Н	1			_	L	L	AR	Shift Sum Register		
Н	Ť	-	-	-	L	Н	AR	Add Multiplicand to Sum Register and Shift		
Н	Ť	 	_	-	Н	L	AR	Subtract Multiplicand from Sum Register and Shift		
н	1	-	_	- -	Н	Н	AR	Shift Sum Register		

H = HIGH

= LOW

= LOW-to-HIGH transition

CS = Connected to S output of higher order device

 $OP = X_i$ latches open for new data (i = 0, 7)

AR = Output as required

DEFINITION OF STANDARD TERMS

H HIGH, applying to a HIGH voltage level.

L LOW, applying to a LOW voltage level.

I Input.

Output.

Negative Current Current flowing out of the device.

Positive Current Current flowing into the device. IIL LOW-level input current with a specified LOW-level

voltage applied. IH HIGH-level input current with a specified HIGH-level voltage applied.

IOL LOW-level output current.

IOH HIGH-level output current.

Isc Output short-circuit source current.

ICC The supply current drawn by the device from the


V_{CC} power supply.

VIL Logic LOW input voltage.

VIH Logic HIGH input voltage.

VOL LOW-level output voltage with IOL applied.

VOH HIGH-level output voltage with IOH applied.



Refer to Page 13-1 for Essential Information on Military Devices

ABSOLUTE MAXIMUM RATINGS

Storage Temperature65°C to +150°C
Ambient) Temperature Under Bias55°C to +125°C
Supply Voltage to Ground Potential
Continuous0.5V to +7.0V
DC Voltage Applied to Outputs For
High Output State0.5V to +V _{CC} max
OC Input Voltage0.5V to +5.5V
DC Output Current, Into Outputs 30mA
DC Input Current30mA to +5.0mA

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

OPERATING RANGES

Commercial (C) Devices	0°C to ±70°C
TemperatureSupply Voltage	+ 4.75V to + 5.25V
Military (M) Devices	
Temperature	55°C to +125°C
Supply Voltage	+ 4.5V to + 5.5V
Operating ranges define those limits of ality of the device is guaranteed.	ver which the function-

DC CHARACTERISTICS over operating range unless otherwise specified

Parameters	Description	Test Conditions	Min	Typ (Note 1)	Max	Units	
	1	V _{CC} = MIN., I _{OH} = -1.0mA	MIL	2.5	3.4		Voits
Voн	Output HiGH Voltage	V _{IN} = V _{IH} or V _{IL}	COM'L	2.7	3.4		Voits
	· · · · · · · · · · · · · · · · · · ·	V _{CC} = MIN.	I _{OL} = 8.0mA			0.4	Volts
V _{OL}	Output LOW Voltage	VIN = VIH or VIL	I _{OL} = 12mA			0.45	
V _{iH}	Input HIGH Level	Guaranteed input logical HIO voltage for all inputs	ЭН	2.0			Volt
VIL	Input LOW Level	Guaranteed input logical LO voltage for all inputs	w		1	0.8	Vol
Vi	Input Clamp Voltage	V _{CC} = MIN., I _{IN} = -18mA				-1.2	Vol
<u> </u>	Input LOW Current	V _{CC} = MAX., V _{IN} = 0.4V	X, M			-0.48	mA
			K, CLR			-1.2	
lı.			CP			- 1.6	
			Υ			-3.2	
	Input HIGH Current	V _{CC} = MAX., V _{IN} = 2.7V	X, M			20	μΑ
			K, CLA			30	
lн			СР			40	
			Y			80	
<u> </u>	Input HIGH Current	V _{CC} = MAX., V _{IN} = 5.5V				1.0	m
1sc	Output Short Circuit Current (Note 3)	V _{CC} = MAX.		-15		-85	m
¹cc	Power Supply Current	V _{CC} = MAX.		45	65	m	

SWITCHING CHARACTERISTICS ($T_A = +25$ °C, $V_{CC} = 5.0$ V)

Parameters	Description	Test Conditions	Min	Тур	Max	Units
t _{PLH}				8	14	ns
	Clock to Output			10	18	
t _{PHL}	Clear to Output			9	17	ns
ts			15			ns
t _h	Y to Clock	Γ	0			
ts		$C_L = 15pF$ $R_L = 2.0k\Omega$	15			ns
th	K to Clock		0			1.3
ts			13			ns
th	X; to Clear		0			
41	Clock (HIGH)		10			ns
t _{pw}	Clock (LOW)		10			ļ
t _{pw}	Clear Pulse Width		10			ns
ts	Clear Recovery Time (Inactive State)		5			ns
f _{max} (Note 1)	Maximum Clock Frequency		(50')	60		MHz

Note 1: Per industry convention, f_{max} is the worst case value of the maximum device operating frequency with no constraints on t_r, t_f, pulse width or duty cycle.

SWITCHING CHARACTERISTICS over operating range unless otherwise specified*


		Test Conditions	Am25LS COMMERCIAL		Am25LS M			
Parameters	Description		Min	Max	Min	Max	Units	
				18		20		
PLH	Clock to Output			22		25	ns	
PHL	Clear to Output	⊣ !		22		25 .	ns	
PHL	Clear to Cutput	-	22		25			
l _s	Y to Clock	C _L = 50pF R _L = 2.0kΩ	0		0		ns	
th			20		22			
ls	K to Clock		0		0		ns	
th			20		22			
l _s	X _i to Clear		0		0		ns	
th	Clock (HIGH)		10		10			
t _{pw}	Clock (LOW)	-	10		10		ns	
·	Clear Pulse Width		10		10		ns	
t _{pw}	Clear Recovery Time (Inactive State)		5		.5		ns	
f _{max} (Note 1)	Maximum Clock Frequency	1	50		50	/	MHz	

^{*}AC performance over the operating temperature range is guaranteed by testing defined in Group A, Subgroup 9

LOW CURRENT SCHOTTKY INPUT/OUTPUT CURRENT INTERFACE CONDITIONS

DRIVING DEVICE


DRIVEN DEVICE





Note: Refer to Electrical Characteristics for measure currents.

INPUT/OUTPUT INTERFACE CONDITIONS



Note: Actual current flow direction shown.

01767C

Refer to Page 13-1 for Essential Information on Military Devices