# Am25LS2568/Am25LS2569

Four-Bit Up/Down Counters with Three-State Outputs

#### DISTINCTIVE CHARACTERISTICS

- 4-bit synchronous counter, synchronously programmable
- Both synchronous and asynchronous clear inputs
- Three-state counter outputs interface directly with bus organized systems
- Internal look-ahead carry logic and two count enable lines for high speed cascaded operation
- · Ripple carry output for cascading
- Clock carry output for convenient modulo configuration
  - Fully buffered outputs
- Second sourced as the 54LS/74LS568 and LS569
- Advanced Low-Power Schottky technology

#### **GENERAL DESCRIPTION**


The Am25LS2568 and Am25LS2569 are programmable up/down BCD and Binary counters respectively with three-state outputs for bus organized systems. All functions except output enable (OE) and asynchronous clear (ACLR) occur on the positive edge of the clock input (CP).

With the LOAD input LOW, the outputs will be programmed by the parallel data inputs (A, B, C, D) on the next clock edge. Counting is enabled only when CEP and CET are LOW and LOAD is HIGH. The up-down input (U/D) controls the direction of count, HIGH counts up and LOW counts down. Internal look-ahead carry logic and an active LOW ripple carry output (RCO) allows for high-speed counting


and cascading. During up-count, the  $\overline{\text{RCO}}$  is LOW at binary 9 for the LS2568 (binary 15 for the LS2569) and upon down-count, it is LOW at binary 0. Normal cascaded operations require only the  $\overline{\text{RCO}}$  to be connected to the succeeding block at  $\overline{\text{CET}}$ . When counting, the clocked carry output (CCO) provides a HIGH-LOW-HIGH pulse for a duration equal to the LOW time of the clock pulse and only when  $\overline{\text{RCO}}$  is LOW. Two active LOW reset lines are available, synchronous clear ( $\overline{\text{SCLR}}$ ) and a master reset asynchronous clear ( $\overline{\text{ACLR}}$ ). The output control ( $\overline{\text{OE}}$ ) input forces the counter output into the high-impedance state when HIGH and when LOW, the counter outputs are enabled.

#### BLOCK DIAGRAM

#### Am25LS2568 (BCD)




### Am25LS2569 (BINARY)



03622B

9-157

Refer to Page 13-1 for Essential Information on Military Devices



9-158

Refer to Page 13-1 for Essential Information on Military Devices

# PIN DESCRIPTION

Pin No.	Name	1/0	Description
3, 4, 5, 6	A, B, C, D	Ī	The four programmable data inputs.
7	CEP	-	Count Enable Parallel. Can be used to enable and inhibit counting in high speed cascaded operation. CEP must be LOW to count.
12	CET	- 1	Count Enable Trickle. Enables the ripple carry output for cascaded operation. Must be LOW to count.
2	CP	1	Clock Pulse. All synchronous functions occur on the LOW-to-HIGH transition of the clock.
11	LOAD	- 1	Enables parallel load of counter outputs from data inputs on the next clock edge. Must be HIGH to count.
1	U/B	ı	Up/Down Count Control. HIGH counts up and LOW counts down.
8	ACLR	1	Asynchronous Clear. Master reset of counters to zero when ACLR is LOW, independent of the clock.
9	SCLR	)	Synchronous clear of counters to zero on the next clock edge when SCLR is LOW.
17	ŌĒ	i	A HIGH on the output control sets the four counter outputs in the high-impedance, and a LOW enables the output.
16, 15 14, 13	YA, YB, YC, YD	0	The four counter outputs.
19	RCO	0	Ripple Carry Output. Output will be LOW on the maximum count on up-count. Upon down-count, RCO is LOW at 0000.
18	cco	0	Clock Carry Output. While counting and RCO is LOW, CCO will follow the clock HIGH-LOW-HIGH transition.

## Am25LS2568/2569 **FUNCTION TABLE**

		INPUTS											OUTPUTS					
MODE	LOAD	CEP	CET	U/D̄	ASYNC CLEAR	SYNC CLEAR	ŌĒ(1)	Do	D <sub>1</sub>	D <sub>2</sub>	Dз	СР	Qo	Q <sub>1</sub>	Q <sub>2</sub>	Q <sub>3</sub>	RC	CLOCK
Clear (ASYNC)	×	×	×	1 0	0	X X	0	×	×	×	X	×	0	0	0	0	1 0	1 (2)
Clear (SYNC)	×	×	X	1	1	0	0	X	X	X	X	1	0	0	0	0	1 0	1 (2)
Load	0 0 0	X X X	1 0 0	X 0 1	1 1 1	1 1 1	0 0 0	X 0 1	X 0 1	X 0 1	X 0 1(3)	1 1	0	Q <sub>n</sub> - 0 1	= D <sub>n</sub> 0 1	0 1(3)	1 0 0	」 【(2) 【(2)
Count Up	1	0	0	1	1	1	0	X	Х	Х	Х	1		Qn	+ 1		(4)	(5)
Count Down	1	0	0	0	1	1	0	X	Х	X	Х	1		Qn	<b>- 1</b>		(6)	(5)
Inhibit	1 1 1	0 1 1	1 0 1	X X	1 1 1	1 1 1	0 0 0	X X X	X X X	×	X X X	1 1		N. N.	C.		N.C. N.C. N.C.	1 1 1
Output Disable	x	х	х	х	х	×	1	х	×	х	x	×	z	Z,	z	z	N.C.	N.C.

† = CLOCK LOW-to-HIGH transition

X = Don't Care

Dn = D0 thru D3 input level prior to clock transition

 $Q_{n+1}$  = Next higher count in binary sequence  $Q_{n-1}$  = Next lower count in binary sequence N.C. = No change

- Notes: 1. Register performs all correct logic for any state of  $\overline{OE}$ , but  $\overline{OE} = 0$  to view outputs.

  2. Follows CLOCK if CET = CEP = 0, otherwise remains HIGH.

  3. 1001 for LS68.
  - - LOW for one full CLOCK cycle when maximum count is reached, otherwise remains HIGH. Follows CLOCK when RC = 0.

      LOW for one full CLOCK cycle when minimum count is reached, otherwise remains HIGH.

03622B

reliability.

## ABSOLUTE MAXIMUM RATINGS

Storage Temperature	65°C to +150°C
Ambient Temperature Under Bias	55°C to +125°C
Supply Voltage to Ground Potential	
Continuous	0.5V to +7.0\
OC Voltage Applied to Outputs For	

High Output State .....-0.5V to +V<sub>CC</sub> max DC Input Voltage .....-0.5V to +7.0V DC Output Current, Into Outputs ...... 30mA DC Input Current .....-30mA to +5.0mA Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device

## OPERATING RANGES

Commercial (C) Devices Temperature Supply Voltage	0°C to +70°C +4.75V to +5.25V
Military (M) Devices Temperature Supply Voltage Operating ranges define those lin ality of the device is guaranteed	

DC CHARACTERISTICS over operating range unless otherwise specified

Parameters	Description	Test Conditions (Note 2)					Min	Typ (Note 1)	Max	Units
r air airi e toro			MIL, IOH	MIL, I <sub>OH</sub> = -1.0mA			3.4			
		V <sub>CC</sub> = MIN	Yi	COM'L, IC	H = -	2.6mA	2.4	3.2	.2	
VoH	Output HIGH Voltage	VIN - VIH	RCO,			MIL	2.5	3.4		Volts
		or V <sub>IL</sub>	CCO,	IOH = -44	0μΑ	COM'L	2.7	3.4		
				I <sub>OL</sub> = 4.0n	1A				0.4	.,,,,,
VOL	Output LOW Voltage	V <sub>CC</sub> = MIN V <sub>IN</sub> = V <sub>IH</sub> or	·					0.45	Volts	
V <sub>IH</sub>	Input HIGH Level	Guaranteed in voltage for all	ranteed input logical HIGH				2.0			Volts
		Guaranteed in	ical I OW	MIL				0.7	Volts	
V <sub>fL</sub>	Input LOW Level	voltage for al			N'L			0.8		
VI	Input Clamp Voltage	V <sub>CC</sub> = MIN, I <sub>IN</sub> = -18mA							- 1.5	Volts
	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1			ACLFI, OE	, U/Ō,	LOAD			-0.3	1
	L COM Comment	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 0.4V	A, B, C, D, CP, CEP					-0.4	mA	
IIL	Input LOW Current	V <sub>IN</sub> = 0.4V		CET, SCLA					-0.65	<u></u>
la s	Input HIGH Current	V <sub>CC</sub> = MAX,	V <sub>IN</sub> = 2.	7V					20	μΑ
<u> Чин</u>	Input HIGH Current	V <sub>CC</sub> = MAX,							0.1	mA
<u> </u>	<del> </del>	100		VO = 0.4\	,				- 20	J
loz	Off-State (High-Impedance) Output Current	$V_{CC} = MAX$ $V_O = 2.4V$					20	μΑ		
Isc	Output Short Circuit Current (Note 3)	V <sub>CC</sub> = MAX				- 15		-85	mA	
loc	Power Supply Current (Note 4)	V <sub>CC</sub> = MAX						28	43	mA

Typical limits are at V<sub>CC</sub> = 5.0V, 25°C ambient and maximum loading.
 For conditions shown as MIN or MAX, use the appropriate value specified under Operating Ranges for the applicable device type.
 Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.
 OE = HIGH, all other inputs = GND, all outputs open.

03622B

# SWITCHING CHARACTERISTICS ( $T_A = +25$ °C, $V_{CC} = 5.0V$ )

Parameters	Description		Test Conditions	Min	Тур	Max	Units
tpLH	0				12	18	
tPHL	Clock to Any C	J; LORG = LUW	[		14	21	ns
t <sub>PLH</sub>	~	2			12	18	
t <sub>PHL</sub>	Clock to Any C	2; LOSG = HIGH			14	21	ns
tpLH	700				11	16	
<sup>t</sup> PHL	CET to ACC		ĺ		6	10	ns
t <sub>PLH</sub>	U/D to PICO		1		15	23	ns
t <sub>PHL</sub>	TO/D to MCO		[		13	20	i is
tPLH	Clock to RCO				24	35	ns
tpHL	Clock to HCO				18	26	lis lis
tpLH	Clock to CCC				10	15	
tpHL	Clock to Caco				10	15	ns
tplH	CET or CEP that OCO		C <sub>L</sub> = 15pF R <sub>L</sub> = 2.0kΩ		10	15	
tpHL					17	25	ns
t <sub>PLH</sub>	ACLR to Any Q				N.A.	N.A.	
tpHL					17	26	ns
		A, B, C, D		22			
	Set-up	SCLR		20			
ts		Load		30			ns
-		U/D		30			
		CET, CEP	1	25			
ts	SCLR Recover	y (inactive) to Clock		30			ns
th	Data Hold		1	0 (			ns
fmax	Maximum Cloc	k Frequency (Note 1)		(25)	40		MHz
tpw	Clock Pulse W	idth	] [	25			ns
t <sub>PZH</sub>	A	Fachte	1			11	
t <sub>PZL</sub>	OE to Amy Q;	Enable	'			19	ns
tpHZ	*** · · ·	S. 11.	C <sub>L</sub> = 5.0pF			18	
†PLZ	OF to Amy Q;	Disable	R <sub>L</sub> = 2.0kΩ			24	ns ns


Note 1. Per industry convention, f<sub>max</sub> is the worst case value of the maximum device operating frequency with no constraints on t<sub>r</sub>, t<sub>f</sub>, pulse width or duty cycle.

SWITCHING	<b>CHARACTERISTICS</b>	over	operating	range	unless	otherwise	specified*
-----------	------------------------	------	-----------	-------	--------	-----------	------------

				COMM	ERCIAL	MILIT			
				Am	25LS	Am2	5LS	1	
Parameters	Descrip	tion	Test Conditions	Min	Max	Min	Max	Units	
tPLH					22		24	ns ns	
tPHL	Clock to Any Q; Load = L	.ow			29		35	115	
PLH				22		24	ns		
PHL	Clock to Any Q; Load = F	HIGH			29			110	
PLH					18		19	ns	
PHL	CET to RCO				17		21	115	
PLH					26		28	ns ns	
PHL	U/D to RCO				26		30	ns	
PLH				39		40	]		
PHL	Clock to RCO				34		39	ns	
PLH				17		18	ns		
PHL	Clock to CCO				22	Í		27	
PLH		C <sub>L</sub> = 50pF R <sub>L</sub> = 2.0KΩ		16		17			
teht	CET or CEP to CCO		$R_L = 2.0 \text{K}\Omega$		36			45	
IPLH					N.A.		N.A.	J	
IPHL	ACLR to Any Q				37		45	ns	
rnu		A, B, C, D		29		35		ns	
		SCLR		25		30			
	Set-up	Load		38		45	5LS  Max  24  35  24  35  19  21  28  30  40  39  18  27  17  45  N.A.		
ts	J Set-up	U/D		38		45		]	
	CET or CEP to CCO  ACLR to Any Q  Set-up  SCLR Recovery (inactive Data Hold)	CET, CEP		33		40			
t <sub>e</sub>	SCLR Recovery (inactive	) to Clock		39		50	L	ns	
t <sub>n</sub>				0		5		ns	
max	Maximum Clock Frequen		(20)	)	<b>(18)</b>		MH		
lpw				31	T	37		ns	
tzh	CROCK PUISE WIGHT				16		20		
tzL	OE to Any Q; Enable				26		34	ns	
t <sub>HZ</sub>	<u> </u>		C <sub>1</sub> = 5.0pF		20		22		
tLZ	TE to Any Q; Disable		$C_L = 5.0 pF$ $R_L = 2.0 K\Omega$		30		36	ns ns	

\*AC performance over the operating temperature range is guaranteed by testing defined in Group A, Subgroup 9. N.A. not applicable.

## Am25LS2568/2569 LOW-POWER SCHOTTKY INPUT/OUTPUT CURRENT INTERFACE CONDITIONS



Note: Actual current flow direction shown.

03622B

9-162

Refer to Page 13-1 for Essential Information on Military Devices