# Am2716B/Am2732B

2048 x 8-Bit/4096 x 8-Bit EPROM

## ADVANCE INFORMATION

## **DISTINCTIVE CHARACTERISTICS**

- Fast access times as low as 100 ns
- Low-power dissipation
- Programming voltage 12.5 V

- Single +5-V power supply
- TTL-compatible inputs and outputs
- ±10% power-supply tolerance available


## **GENERAL DESCRIPTION**

The Am2716B and Am2732B are ultraviolet Erasable Programmable Read-Only Memories (EPROMs) and are organized as 2048 x 8 bits, and 4096 x 8 bits, respectively. All standard EPROMs offer access times of 250 ns, allowing operation with high-speed microprocessors without any Wait states. Some of AMD's EPROMs have access times of as fast as 100 ns.

To eliminate bus contention on a multiple-bus microprocessor system, all AMD EPROMs offer separate output enable ( $\overline{\text{OE}}$ ) and chip enable ( $\overline{\text{CE}}$ ) controls.

All signals are TTL levels, including programming signals. Bit locations may be programmed singly, in blocks, or at random. To reduce programming time, AMD's EPROMs may be programmed using 1-ms pulses.

## **BLOCK DIAGRAM**




BD000231

## PRODUCT SELECTOR GUIDE

Family Part No.			Am2716B	/Am2732B		
Ordering Part No.:				_		
±5% V <sub>CC</sub> Tolerance	2716B-105 2732B-105	2716B-155 2732B-155	2716B-205 2732B-205	2716B 2732B	2716B-305 2732B-305	2716B-455 2732B-455
±10% V <sub>CC</sub> Tolerance	2716B-100 2732B-100	2716B-150 2732B-150	2716B-200 2732B-200	2716B-250 2732B-250	2716B-300 2732B-300	2716B-456 2732B-456
t <sub>ACC</sub> (ns)	100	150	200	250	300	450
tce (ns)	100	150	200	250	300	450
toe (ns)	75	75	75	100	110	150

Publication # Rev. Amendment
08160 A /0
Issue Date: May 1986

6-1




## ORDERING INFORMATION (Cont'd.)

## **Standard Products**

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: **A. Device Number** 

- B. Speed Option (if applicable)
- C. Package Type
- D. Temperature Range
- E. Optional Processing



Valid Combinations							
±5% V <sub>CC</sub> Tolers	ince						
AM2716B-105							
AM2716B-155	]						
AM2716B-205							
AM2716B							
AM2716B-305							
AM2716B-455	DC, DI, LC. LI						
AM2732B-105	LC, LI						
AM2732B-155							
AM2732B-205							
AM2732B							
AM2732B-305							
AM2732B-455							
±10% V <sub>CC</sub> Tolerand	Çe						
AM2716B-100							
AM2716B-150	DC, DI, LC, LI						
AM2732B-100	10, 11						
AM2732B-150							
AM2716B-200							
AM2716B-250							
AM2716B-300							
AM2716B-450	DC, DI, DE, LC, LI, LE						
AM2732B-200	LO, LI, LE						
AM2732B-250							
AM2732B-300							
AM2732B-450							

#### Valid Combinations


Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released valid combinations, and to obtain additional data on AMD's standard military grade products.

#### ORDERING INFORMATION

#### **APL Products**

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. CPL (Controlled Products List) products are processed in accordance with MIL-STD-883C, but are inherently non-compliant because of package, solderability, or surface treatment exceptions to those specifications. The order number (Valid Combination) for APL products is formed by a combination of: A. Device Number

- B. Speed Option (if applicable)
- C. Device Class
- D. Package Type
- E. Lead Finish



Valid	Valid Combinations								
±10% V <sub>CC</sub> Tol	erance								
AM2716B-150									
AM2716B-200									
AM2716B-250	]								
AM2716B-300	7								
AM2716B-450	/B.IA								
AM2732B-150	7								
AM2732B-200									
AM2732B-250									
AM2732B-300									
AM2732B-450									

#### Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

#### FUNCTIONAL DESCRIPTION

## Erasing the EPROMs

In order to clear all locations of their programmed contents, it is necessary to expose the EPROMs to an ultraviolet light source. A dosage of 15 W seconds/cm² is required to completely erase an EPROM. This dosage can be obtained by exposure to an ultraviolet lamp — wavelength of 2537 Angstroms (Å) — with intensity of 12,000  $\mu$ W/cm² for fifteen to twenty minutes. The EPROM should be about directly under and about one inch from the source and all filters should be removed from the ultraviolet light source prior to erasure.

It is important to note that the EPROMs will erase with light sources having wavelengths shorter than 4000 Å. Although erasure times will be much longer than with ultraviolet sources at 2537 Å, nevertheless, the exposure to fluorescent light and sunlight will eventually erase the EPROMs and exposure to them should be prevented to realize maximum system reliability. If used in such an environment, the package window should be covered by an opaque label or substance.

## Programming the EPROMs

Upon delivery, or after each erasure, the EPROM has all bits in the "1", or HIGH state. Zeros ("0s") are loaded into the EPROM through the procedure of programming.

The programming mode is entered when a voltage greater than 12.0, but less than 13.3 V is applied to the Vpp pin (OE/Vpp for 32K) and CE/PGM is given a TTL-LOW pulse. The data to be programmed is applied 8 bits in parallel to the Data I/O (DQ<sub>n</sub>) pins.

The flowchart (Figure 1) in the Programming section of this document shows the AMD-preferred interactive programming algorithm. Interactive algorithms requires less programming time than most other algorithms. This does not preclude the use of other algorithms, including the conventional 50-ms pulse, as long as the maximum specifications are not violated.

The AMD-preferred algorithm reduces programming time by using short (1 ms) program pulses and giving each address only as many pulses as is necessary in order to reliably program the data. After each pulse is applied to a given address, data in that address is verified. If the data does not verify, an additional pulse is applied for a maximum of 15 pulses. This process is repeated while sequencing through each address of the EPROM. The interactive section of the algorithm is programmed and verified at  $V_{CC} = 6.0 \ V_{\odot} \pm 5\%$ .

The overprogram section of the algorithm programs the entire array by cycling through each address and applying an additional 2-ms program pulse. This section is done at  $V_{CC} = 5.0 \text{ V}$ ,  $\pm 5\%$ .

After the final address is completed, the entire EPROM is verified to the data-sheet specifications of  $V_{CC} = 5.0 \text{ V}$ ,  $\pm 5\%$ .

#### **Auto Select Mode**

The Auto Select mode allows the reading out of a binary code from an EPROM that will identify its manufacturer and type. This mode is intended for use by programming equipment for the purpose of automatically matching the device to be programmed with its corresponding programming algorithm. This mode is functional in the 25°C ±5°C ambient-temperature range required when programming the EPROMs.

To activate this mode, the programming equipment must force 12.0 V  $\pm$ 0.5 V on address line A<sub>9</sub>. Two identifier bytes may then be sequenced from the device outputs by toggling address line A<sub>0</sub> from V<sub>IL</sub> to V<sub>IH</sub>. All other address lines must be held at V<sub>IL</sub> during Auto Select mode.

Byte 0 ( $A_0 = V_{IL}$ ,  $DQ_0 - DQ_7$ ) represents the manufacturer code, and byte 1 ( $A_0 = V_{IH}$ ,  $DQ_0 - DQ_7$ ), the device identifier code. These identifier bytes are given in Table 2. All identifiers for manufacturer and device codes will possess odd parity, with the most significant bit (MSB),  $DQ_7$ , defined as the parity bit.

#### Read Mode

AMD EPROMs have two control functions, both of which must be logically satisfied in order to obtain data at the outputs. Chip Enable ( $\overline{\text{CE}}$ ) is the power control and should be used for device selection. Output Enable ( $\overline{\text{OE}}$ ) is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that addresses are stable, address access time ( $t_{ACC}$ ) is equal to the delay from  $\overline{\text{CE}}$  to output ( $t_{CE}$ ). Data is available at the outputs  $t_{OE}$  after the falling edge of  $\overline{\text{OE}}$ , assuming that  $\overline{\text{CE}}$  has been LOW and addresses have been stable for at least  $t_{ACC} - t_{OE}$ .

#### Standby Mode

AMD EPROMs have a standby mode which reduces the active power dissipation up to 80%. The EPROM is placed in the standby mode by applying a TTL HIGH signal to the CE input. When in standby mode, the outputs are in a high-impedance state, independent of the OE input.

#### **Output OR-Tieing**

To accomodate multiple memory connections, a two-line control function is provided to allow for: 1) low-memory power dissipation, and 2) assurance that output-bus contention will not occur.

It is recommended that  $\overline{CE}$  be decoded and used as the primary device-selecting function, while  $\overline{OE}$  be made a common connection to all devices in the array, and connected to the Read line from the system control bus. This assures that all deselected memory devices are in their low-power standby mode and that the output pins are only active when data is desired from a particular memory device.

#### Program Inhibit

Programming of multiple EPROMs in parallel with different data is also easily accomplished. Except for CE/PGM, all like inputs (including OE and Vpp) of the parallel EPROMs may be common. For the Am2716B, a LOW-level CE/PGM input inhibits the other EPROMs from being programmed. For the Am2732B, a HIGH-level CE/PGM input inhibits the other EPROMs from being programmed.

#### Program Verify

A verify should be performed on the programmed bits to determine that they were correctly programmed.

Data for all the EPROMs should be verified toE after the falling edge of OE, Vpp may remain at 12.5 V for the 2716B during program verify, but for the 2732B, OE/Vpp must be a TTL low level.

#### System Applications

During the switch between active and standby conditions, transient current peaks are produced on the rising and falling edges of Chip Enable. The magnitude of these transient current peaks is dependent on the output capaci-

tance loading of the device. A 0.1- $\mu F$  ceramic capacitor (high-frequency, low-inherent inductance) should be used on each device between  $V_{CC}$  and GND to minimize transient effects. In addition, to overcome the voltage drop caused by the inductive effects of the printed circuit-board

traces on EPROM arrays, a 4.7- $\mu$ F bulk electrolytic capacitor should be used between V<sub>CC</sub> and GND for each eight devices. The location of the capacitor should be close to where the power supply is connected to the array.

## **FUNCTION TABLES**

TABLE 1. Am2716B MODE SELECT

MODE	CE/ PGM	ŌĒ	Ag	Vpp	OUTPUTS
Read	L	L	х	Vcc	DOUT
Output Disable	L	Н	Х	Vcc	Hi-Z
Standby	Н	Х	×	Vcc	Hi-Z
Program	L	Н	х	VPP	DIN
Program Verify	L	L	Х	Vpp	DOUT
Program Inhibit	L	Н	Х	VPP	Hi-Z
Auto Select	L	L	VH	Vcc	Code

TABLE 2. Am2732B MODE SELECT

MODE	PINS	CE/ PGM	ŌĒ/ V <sub>PP</sub>	Ag	OUTPUTS
Read		L	L	Х	DOUT
Output Disable		L	Н	Х	Hi-Z
Standby		Н	Х	Х	Hi-Z
Program		L	Vpp	Х	DIN
Program Verify		L	L	х	DOUT
Program Inhibit		Н	Vpp	Х	Hi-Z
Auto Select		L	L	VH	Code

Key: L = LOW

H = HIGH

X = Can be either LOW or HIGH

 $V_H = 12.0 \ V \pm 0.5 \ V$ 

## **ABSOLUTE MAXIMUM RATINGS**

Storage Temperature65 to +150°C
Ambient Temperature with Power Applied65 to +135°C
Supply Voltage
with respect to Ground
on all Inputs except Ag and Vpp + 6.25 to -0.6 V
on Ag + 13.50 to -0.6 V
on Vpp + 13.50 to -0.6 V

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

## **OPERATING RANGES**

Commercial (C) Devices  Temperature (T <sub>C</sub> )
Industrial (I) Devices  Temperature (T <sub>C</sub> )40 to +85°C  Supply Voltage (V <sub>CC</sub> )(Notes 1 & 2)
Extended Commercial (E) Devices  Temperature (T <sub>C</sub> )
Military (M) Devices Temperature (T <sub>C</sub> )
Notes: 1. For -105, -155, -205, blank, -305, and -455

versions,  $V_{CC} = +4.75$  to +5.25 V. 2. For -100, -150, -200, -250, -300, and -450 versions,  $V_{CC} = +4.50$  to +5.50 V.

Operating ranges define those limits between which the functionality of the device is guaranteed.

## DC CHARACTERISTICS over operating range unless otherwise specified (Notes 1, 2, & 4)\*

Parameter Symbol	Parameter Description	Test (	Min.	Max.	Unite	
V <sub>OH</sub>	Output HIGH Voltage	I <sub>OH</sub> = -400 μA	· · · · · · · · · · · · · · · · · · ·	2.4		V
VOL	Output LOW Voltage	I <sub>OL</sub> = 2.1 mA			0.45	V
V <sub>IH</sub>	Input HIGH Voltage			2.0	Vcc + 1	٧
V <sub>IL</sub>	Input LOW Voltage			-0.1	+0.8	٧
lu	Input Load Current	V <sub>IN</sub> = 0 to +5.5	V		10.0	μА
lLO	Output Leakage Current	V <sub>OUT</sub> = 0 to -5.5	V <sub>OUT</sub> = 0 to -5.5 V		10.0	μA
	V <sub>CC</sub> Standby Current		C/I Devices		25	
	for Am2716B (Note 6)	CE = V <sub>IH</sub> ,	E/M Devices		40	
lCC1	V <sub>CC</sub> Standby Current for Am2732B	OE = VIL	C, I, E, & M Devices		40	mA
lcc2	V <sub>CC</sub> Active Current for Am2716B and Am2732B	OE = CE = V <sub>IL</sub>	C, I, E & M Devices		100	mA
IPP1	Vpp Program Current (Note 5)	Vpp = 5.5 V	C, I, E, & M Devices		30	mA
IPP2	Vpp Read Current	Vpp ≈ 5.5 V	C, I, E, & M Devices		5	mA

Notes: See notes following the Capacitance table on next page.


<sup>\*</sup>See the last page of this spec for Group A Subgroup Testing information.

## CAPACITANCE (Notes 2 & 3)


Parameter Symbol	Parameter Description	Test Conditions	Тур.	Max.	Units
CIN	Input Capacitance	V <sub>IN</sub> = 0 V	4	7	pF
COUT	Output Capacitance	V <sub>OUT</sub> = 0 V	8	12	pF
C <sub>IN2</sub>	OE/Vpp Input Capacitance		12	20	pF
CIN3	CE/PGM Input Capacitance	V <sub>IN</sub> = 0 V	9	12	pr

- Notes: 1. V<sub>CC</sub> must be applied simultaneously or before V<sub>PP</sub>, and removed simultaneously or after V<sub>CC</sub>.
  - 2. Typical values are for nominal supply voltages.
  - 3. This parameter is only sampled and not 100% tested.
  - 4. Caution: The EPROMs must not be removed from or inserted into a socket or board when Vpp or Vcc is applied. 5. Vpp may be connected to Vcc directly except during programming. The supply would then be the sum of Icc and Ipp.
  - 6. ICC1 Max. is 40 mA for -4XX devices.


## KEY TO SWITCHING WAVEFORMS



## SWITCHING TEST CIRCUITS



## SWITCHING TEST WAVEFORMS



AC Testing: Inputs are driven at 2.4 V for a logic "1" and 0.4 V for a logic "0". Input pulse rise and fall times are 5 ns.

## SWITCHING CHARACTERISTICS over operating range unless otherwise specified\* (Notes 1 & 3)

(Table 1 of 2)

	Parameter	Parameter	Test	- 105,	-100	- 155,	- 150	-205,	-200	
No.	Symbol	Description	Conditions (Note 4)	Min.	Max.	Min.	Max.	Min.	Max.	Units
1	tACC	Address to Output Delay	CE = OE = VIL		100		150		200	ns
2	t <sub>CE</sub>	Chip Enable to Output Delay			100		150		200	ns
3	t <sub>OE</sub>	Output Enable to Output Delay			75		75		75	ns
4	t <sub>DF</sub> (Note 2)	Output Enable HIGH to Output Float		0	60	0	60	0	60	ns
5	t <sub>OH</sub> (Note 2)	Output Hold from Addresses, CE, or OE, whichever occured first		0		0		0		ns

## (Table 2 of 2)

	Parameter	Parameter Parameter	Test	Blank, -250		-305, -300		-455, -450		
No.	Symbol	Description	Conditions (Note 4)	Min.	Max.	Min.	Max.	Min.	Max.	Units
1	tACC	Address to Output Delay	CE = OE = VIL		250		300		450	ns
2	tCE	Chip Enable to Output Delay			250		300		450	ns
3	<sup>t</sup> OE	Output Enable to Output Delay			100		110		150	ns
4	t <sub>DF</sub> (Note 2)	Output Enable HIGH to Output Float		0	60	0	60	0	80	ns
5	t <sub>OH</sub> (Note 2)	Output Hold from Addresses, CE, or OE, whichever occured first		0		0		0		ns


Notes: 1. VCC must be applied simultaneously or before Vpp, and removed simultaneously or after Vpp.

- 2. This parameter is only sampled and not 100% tested.
- Caution: The EPROMs must not be removed from or inserted into a socket or board when Vpp or Vcc is applied.
- 4. Output Load: 1 TTL gate and C<sub>L</sub> = 100 pF, Input Rise and Fall Times: ≤ 20 ns,

input Pulse Levels: 0.45 to 2.4 V,

Timing Measurement Reference Level — Inputs: 1 V and 2 V
Outputs: 0.8 V and 2 V.

<sup>\*</sup>See the last page of this spec for Group A Subgroup Testing information.



Notes: 1.  $\overline{OE}$  may be delayed up to  $t_{ACC}$  -  $t_{OE}$  after the falling edge of  $\overline{OE}$  without impact on  $t_{ACC}$ . 2.  $t_{DF}$  is specified from  $\overline{OE}$  or  $\overline{CE}$ , whichever occurs first.




TABLE 4. IDENTIFIER BYTES

Pins	A <sub>0</sub>	DQ7	DQ <sub>6</sub>	DQ <sub>5</sub>	DQ4	DQ <sub>3</sub>	DQ <sub>2</sub>	DQ <sub>1</sub>	DQ <sub>0</sub>	Hex Data
Manufacturer Code	VIL	0	0	0	0	0	0	0	1	01
Am2716B Device Code	VIH	1	0	0	0	0	1	1	0	86
Am2732B Device Code	VIH	0	0	0	0	0	1	1	1	07

Notes: 1.  $A_9 = 12.0 \text{ V } \pm 0.5 \text{ V}$ 

2. All other Address Lines =  $\overline{CE}$  =  $\overline{OE}$  =  $V_{IL}$ 

## INTERACTIVE PROGRAMMING ALGORITHM DC PROGRAMMING CHARACTERISTICS

(Notes 1, 2, and 4)

Parameter Symbol	Parame Descrip		Test Conditions	Min.	Max.	Unite
	Input Current (All Inputs)		VIN = VIL or VIH		10.0	μΑ
ILI	Input LOW Level (All Inputs)			-0.1	0.8	٧
VIL	Input HIGH Level			2.0	V <sub>CC</sub> + 1	V
ViH	Output LOW Voltage duri	ng Verify	I <sub>OL</sub> = 2.1 mA		.45	V
VOL	Output LOW Voltage during Verify		I <sub>OH</sub> = -400 μA	2.4		٧
ICC2	V <sub>CC</sub> Supply Current (Program and Verify)	For Am2716B and Am2732B			100	mA
IPP1	V <sub>PP</sub> Supply Current (Program)		Vpp = 5.5 V		30	mA
V <sub>ID</sub>	A <sub>9</sub> Auto-Select Voltage			11.5	12.5	٧

Notes: See notes following the Interactive Programming Algorithm Switching Programming Characteristics table.

## INTERACTIVE PROGRAMMING ALGORITHM SWITCHING PROGRAMMING CHARACTERISTICS

(Notes 1, 2, 3, and 4)


No.	Parameter Symbols	Parameter Description	Min.	Max.	Units
1	tas	Address Setup Time	2		μs
2	toes	OE Setup Time	2		μs
3	tps	Data Setup Time	2		μs
4	t <sub>AH</sub>	Address Hold Time	2		μs
5	t <sub>DH</sub>	Data Hold Time	2		μs
6	tDF	Chip Enable to Output Float Delay	0	130	μs
7	typs	Vpp Setup Time	2.0		μs
8	tycs	V <sub>CC</sub> Setup Time	2		μs
9	tpw	PGM Initial Program Pulse Width	.95	1.05	ms
10	topw	PGM Overprogram Pulse Width (Note 3)	1.9	55	ms
11	tces	CE Setup Time	2		μs
12.	toE	Data Valid from OE		150	ns

Notes: 1. T<sub>A</sub> = +25°C; V<sub>CC</sub> = 6.0 V ±0.25 V; V<sub>PP</sub> = 12.0 to 13.3 V.

2. V<sub>CC</sub> must be applied simultaneously or before V<sub>PP</sub> and removed simultaneously or after V<sub>PP</sub>.

3. When programming the EPROMs, a 0.1-µF capacitor is required across V<sub>PP</sub> and ground to suppress spurious voltage transients which may damage the device.

4. Programming characteristics are guidelines which must be followed. They are not 100% tested to worst-case limits.



## **GROUP A SUBGROUP TESTING**

## DC CHARACTERISTICS

Parameter Symbol	Subgroups*
Voн	1, 2, 3
VoL	1, 2, 3
ViH	1, 2, 3
VIL	1, 2, 3
lu	1, 2, 3
llo	1, 2, 3
ICC1	1, 2, 3
ICC2	1, 2, 3
îpp1	1, 2, 3
I <sub>PP2</sub>	1, 2, 3
CiN	4
COUT	4
C <sub>IN2</sub>	4
CIN3	4

<sup>\*</sup>For DC Programming Characteristics, only Subgroup 1 applies.

## SWITCHING CHARACTERISTICS

No.	Parameter Symbol	Subgroups	
1	tACC	9, 10, 11	
2	toe	9, 10, 11	
3	toE	9, 10, 11	
4	tor	9	
5	t <sub>OH</sub>	9	

## MILITARY BURN-IN

Military burn-in is in accordance with the current revision of MIL-STD-883, Test Method 1015, Conditions A through E. Test conditions are selected at AMD's option.