Signetics

PLS103 Field-Programmable Gate Array (16 \times 9 \times 9)

Signetics Programmable Logic Product Specification

Application Specific Products • Series 28

DESCRIPTION

The PLS103 is a bipolar, fuse Programmable Gate Array. The device consists of nine AND/NAND gates which share 16 common inputs. The type of gate is selected by programming the output as active-High (H) or active-Low (L). Each of the 16 inputs I_0-I_{15} can be programmed to provide the True (H), Complement (L), or Don't Care (—) state to each of the nine AND/NAND gates. OR/NOR logic functions can also be implemented by complementing the inputs and outputs via on-chip inverting buffers.

The device is field programmable, which means that custom patterns are immediately available.

The PLS103 includes chip-enable control for output strobing and inhibit. It features 3-State outputs for ease of expansion of input variables and application in bus-organized systems.

Order codes are listed in the Ordering Information Table.


FEATURES

- Field-Programmable (Ni-Cr link)
- 16 input variables
- 9 output functions
- Chip Enable input
- I/O propagation delay: 35ns (max.)
- Power dissipation: 600mW (typ.)
- Input loading: -100μA (max.)
- 3-State outputs
- Output disable function: Hi-Z
- Fully TTL compatible


APPLICATIONS

- Random logic
- Address decoders
- Code detectors
- Peripheral selectors
- Fault monitors
- Machine state decoders

PIN CONFIGURATIONS



FUNCTIONAL DIAGRAM



LOGIC FUNCTION

TYPICAL OUTPUT FUNCTIONS:

ACTIVE-HIGH

X = A · B · C · . . .

ACTIVE-LOW

X = A · B · C · . . .

X = A · B · C · . . .

NOTES:

1. For each of the 9 outputs, either function X (active-High) or X (active-Low) is available, but not both. The desired output polarity is programmed via the Ex-OR gates.


2. X, A, B, C, etc. are user defined connections to treed inputs (i) and output prins (O).

May 11, 1988 4-102 853-0309 93253

Field-Programmable Gate Array (16 \times 9 \times 9)

PLS103

FPGA LOGIC DIAGRAM



May 11, 1988

4-103

Field-Programmable Gate Array (16 \times 9 \times 9)

PLS103

ORDERING INFORMATION

DESCRIPTION	ORDER CODE
28-pin Plastic DIP 600mil-wide	PLS103N
28-pin Plastic Leaded Chip Carrier	PLS103A

ABSOLUTE MAXIMUM RATINGS¹

SYMBOL	PARAMETER	RATINGS	UNIT V _{DC}	
V _{CC}	Supply voltage	+7		
ViN	Input voltage	+5.5	V _{DC}	
Vo	Output voltage	+ 5.5	V _{DC}	
I _{IN}	Input current	± 30	mA	
lout	Output current	+ 100	mA	
TA	Operating temperature range	0 to +75	°C	
T _{STG}	Storage temperature range	-65 to +150	°C	

NOTE:

THERMAL RATINGS

TEMPERATURE								
Maximum junction	150°C							
Maximum ambient	75°C							
Allowable thermal rise ambient to junction	75°C							

DC ELECTRICAL CHARACTERISTICS 0°C \leq T_A \leq +75°C, 4.75V \leq V_{CC} \leq 5.25V

SYMBOL	PARAMETER	TEST COMPLETON			1	
	FARAMETER	TEST CONDITION	Min	Typ ²	Max	UNIT
Input vol	tage ¹					·
V _{IH} V _{IL} V _{IC}	High Low Clamp ³	$V_{CC} = Max$ $V_{CC} = Min$ $V_{CC} = Min, I_{IN} = -12mA$	2.0	-0.8	0.8 -1.2	V V
Output vo	oltage ¹					L
V _{OH} V _{OL}	High ⁵ Low ⁴	V_{CC} = Min I_{OH} = -2mA I_{OL} = 9.6mA	2.4	0.35	0.45	V
Input curi	rent			L	L	
t _{IH} I _{IL}	High Łow	V _{IN} = 5.5V V _{IN} = 0.45V		< 1 -10	25 -100	μΑ μΑ
Output cu	irrent				·	
lo(OFF)	Hi-Z state Short circuit ^{3,6}	\overline{CE} = High, V _{CC} = Max V _{OUT} = 5.5V V _{OUT} = 0.45V \overline{CE} = Low, V _{OUT} = 0V	-15	1 -1	40 -40 -70	μA mA
Icc	V _{CC} supply current ⁷	V _{CC} = Max		120	170	mA
Capacitan	ce			L		
C _{IN} C _{OUT}	Input Output	$V_{CC} = 5.0V$ $V_{IN} = 2.0V$ $V_{OUT} = 2.0V$		8 15		pF pF

Notes on following page.

May 11, 1988

4-104

Stresses above those listed may cause malfunction or permanent damage to the device. This is a stress
rating only. Functional operation at these or any other conditions above those indicated in the operational
and programming specification of the device is not implied.

Field-Programmable Gate Array $(16 \times 9 \times 9)$

PLS103

AC ELECTRICAL CHARACTERISTICS $R_1 = 470\Omega$, $R_2 = 1k\Omega$, $C_L = 30pF$, $0^{\circ}C \leqslant T_A \leqslant +75^{\circ}C$, $4.75V \leqslant V_{CC} \leqslant 5.25V$


SYMBOL	PARAMETER	то	FROM	Min	Typ ²	Max	UNIT
Propagati	on delay		1				1
t _{PD}	Input	Output	Input		20	35	ns
t _{CE}	Chip enable	Output	Chip enable		15	30	ns
Disable ti	me			•		·	•
t _{CD}	Chip disable	Output	Chip enable		15	30	ns

NOTES:


- 1. All voltage values are with respect to network ground terminal.
- 2. All typical values are at $V_{CC} = 5V$, $T_A = +25$ °C.
- 3. Test one pin at a time.
- Measure with a programmed logic condition for which the output under test is at a low logic level. Output sink current is supplied through a resistor to V_{CC}.
 Measured with V_{IL} applied to CE and a logic high at the output.
- 6. Duration of short circuit should not exceed 1 second.
- 7. I_{CC} is measured with the outputs open.

PLS103

TEST LOAD CIRCUITS



VOLTAGE WAVEFORMS




LOGIC PROGRAMMING

In a virgin device all Ni-Cr links are intact. PLS013 logic designs can be generated using Signetics' AMAZE PLD design software or one of several other commercially available, JEDEC standard PLD design software packages. Boolean and/or state equation entry is accepted.


PLS013 logic designs can also be generated using the program table entry format detailed on the following pages. This program table entry format is supported by the Signetics' AMAZE PLD design software (PTP module). AMAZE is available free of charge to qualified users.

To implement the desired logic functions, the state of each logic variable from logic equations (I, B, O, P, etc.) is assigned a symbol. The symbols for TRUE, COMPLEMENT, INACTIVE, PRESET, etc., are defined below.

OUTPUT POLARITY - (F)



"AND" ARRAY - (I), (P)



NOTES

- 1. This is the initial unprogrammed state of all links.
- 2. Any gate Gn will be unconditionally inhibited if both the True and Complement fuses of any input (I) are left intact.

VIRGIN STATE

The PLS103 virgin device is factory shipped in an unprogrammed state, with all fuses intact, such that:

- 1. All Pn terms are disabled (inactive).
- 2. All Pn terms are active on all outputs.
- 3. All outputs are active-Low.

May 11, 1988

4-106

• ' 15 1

Field-Programmable Gate Array (16 \times 9 \times 9)

PLS103

FPGA PROGRAM TABLE

CUSTOMER NAME	THIS PORTION TO BE COMPLETED BY SIGNETICS
PURCHASE ORDER #	CF (XXXX)
SIGNETICS DEVICE #	CUSTOMER SYMBOLIZED PART #
TOTAL NUMBER OF PARTS	DATE RECEIVED
PROGRAM TABLE #	COMMENTS
F ₀ (18)	
F ₁ (17)	
F ₂ (16) ==	,
F ₃ (15)	
F ₄ (13)	
F ₅ (12)	
F ₆ (11) =	
F ₇ (10)	
F _o (9) -	

	INPUT															
GATE	<u> </u>									,	,	, .				
POLARITY	15	14	13	12	1,1	10	9	18	17	¹ ₆	15	14	13	12	<u>'</u> ,	l _o
F ₀		<u> </u>										1				
F,																
F ₂																
F ₃																
F ₄																
F ₅																
F ₆																
F ₇							-									
F ₈																
PIN NO.	2 0	2 1	2	2 3	2 4	2 5	2 6	2 7	1	2	3	4	5	6	7	8
VARIABLE NAME																
entries co shown Bi 2. Unused k	NOTES: 1. The FPGA is shipped with all links intact. Thus a background of entries corresponding to states of virgin links exists in the table, shown BLANK for clarity. 2. Unused Inputs are normally programmed Don't Care (—). 3. Unused Gates can be left blank.						PR	OGRAM	TABLE	ENTRI	ES_	INACTIV I T Don't Ca	E 0 H		CONTE	H L

LD02260

May 11, 1988