


Features

- **HIGH-DENSITY PROGRAMMABLE LOGIC**
 - High-Speed Global Interconnect
 - 2000 PLD Gates
 - 32 I/O Pins, Four Dedicated Inputs
 - 96 Registers
 - Wide Input Gating for Fast Counters, State Machines, Address Decoders, etc.
 - Small Logic Block Size for Random Logic
 - Security Cell Prevents Unauthorized Copying
- **HIGH PERFORMANCE E²CMOS[®] TECHNOLOGY**
 - $f_{max} = 110$ MHz Maximum Operating Frequency
 - $f_{max} = 60$ MHz for Industrial and Military/883 Devices
 - $t_{pd} = 10$ ns Propagation Delay
 - TTL Compatible Inputs and Outputs
 - Electrically Erasable and Reprogrammable
 - Non-Volatile E²CMOS Technology
 - 100% Tested
- **ispLSI OFFERS THE FOLLOWING ADDED FEATURES**
 - In-System Programmable[™] (ISP[™]) 5-Volt Only
 - Increased Manufacturing Yields, Reduced Time-to-Market, and Improved Product Quality
 - Reprogram Soldered Devices for Faster Debugging
- **COMBINES EASE OF USE AND THE FAST SYSTEM SPEED OF PLDs WITH THE DENSITY AND FLEXIBILITY OF FIELD PROGRAMMABLE GATE ARRAYS**
 - Complete Programmable Device Can Combine Glue Logic and Structured Designs
 - Three Dedicated Clock Input Pins
 - Synchronous and Asynchronous Clocks
 - Flexible Pin Placement
 - Optimized Global Routing Pool Provides Global Interconnectivity
- **ispEXPERT[™] – LOGIC COMPILER AND COMPLETE ISP DEVICE DESIGN SYSTEMS FROM HDL SYNTHESIS THROUGH IN-SYSTEM PROGRAMMING**
 - Superior Quality of Results
 - Tightly Integrated with Leading CAE Vendor Tools
 - Productivity Enhancing Timing Analyzer, Explore Tools, Timing Simulator and ispANALYZER[™]
 - PC and UNIX Platforms

Functional Block Diagram




Description

The ispLSI and pLSI 1016 are High-Density Programmable Logic Devices containing 96 Registers, 32 Universal I/O pins, four Dedicated Input pins, three Dedicated Clock Input pins and a Global Routing Pool (GRP). The GRP provides complete interconnectivity between all of these elements. The ispLSI 1016 features 5-Volt in-system programming and in-system diagnostic capabilities. It is the first device which offers non-volatile reprogrammability of the logic, as well as the interconnect to provide truly reconfigurable systems. It is architecturally and parametrically compatible to the pLSI 1016 device, but multiplexes four input pins to control in-system programming.

The basic unit of logic on the ispLSI and pLSI 1016 devices is the Generic Logic Block (GLB). The GLBs are labeled A0, A1 .. B7 (see figure 1). There are a total of 16 GLBs in the ispLSI and pLSI 1016 devices. Each GLB has 18 inputs, a programmable AND/OR/XOR array, and four outputs which can be configured to be either combinatorial or registered. Inputs to the GLB come from the GRP and dedicated inputs. All of the GLB outputs are brought back into the GRP so that they can be connected to the inputs of any other GLB on the device.

Functional Block Diagram

Figure 1. ispLSI and pLSI 1016 Functional Block Diagram



The devices also have 32 I/O cells, each of which is directly connected to an I/O pin. Each I/O cell can be individually programmed to be a combinatorial input, registered input, latched input, output or bi-directional I/O pin with 3-state control. Additionally, all outputs are polarity selectable, active high or active low. The signal levels are TTL compatible voltages and the output drivers can source 4 mA or sink 8 mA.

Eight GLBs, 16 I/O cells, two dedicated inputs and one ORP are connected together to make a Megablock (see figure 1). The outputs of the eight GLBs are connected to a set of 16 universal I/O cells by the ORP. The ispLSI and pLSI 1016 devices contain two of these Megablocks.

The GRP has as its inputs the outputs from all of the GLBs and all of the inputs from the bi-directional I/O cells. All of these signals are made available to the inputs of the GLBs. Delays through the GRP have been equalized to minimize timing skew.

Clocks in the ispLSI and pLSI 1016 devices are selected using the Clock Distribution Network. Three dedicated clock pins (Y0, Y1 and Y2) are brought into the distribution network, and five clock outputs (CLK 0, CLK 1, CLK 2, IOCLK 0 and IOCLK 1) are provided to route clocks to the GLBs and I/O cells. The Clock Distribution Network can also be driven from a special clock GLB (B0 on the ispLSI and pLSI 1016 devices). The logic of this GLB allows the user to create an internal clock from a combination of internal signals within the device.

Absolute Maximum Ratings ¹

Supply Voltage V_{CC} -0.5 to +7.0V
 Input Voltage Applied -2.5 to $V_{CC} + 1.0V$
 Off-State Output Voltage Applied -2.5 to $V_{CC} + 1.0V$
 Storage Temperature -65 to 150°C
 Case Temp. with Power Applied -55 to 125°C
 Max. Junction Temp. (T_J) with Power Applied ... 150°C

1. Stresses above those listed under the "Absolute Maximum Ratings" may cause permanent damage to the device. Functional operation of the device at these or at any other conditions above those indicated in the operational sections of this specification is not implied (while programming, follow the programming specifications).

DC Recommended Operating Conditions

SYMBOL	PARAMETER		MIN.	MAX.	UNITS
V _{CC}	Supply Voltage	Commercial T _A = 0°C to +70°C	4.75	5.25	V
		Industrial T _A = -40°C to +85°C	4.5	5.5	
		Military/883 T _C = -55°C to +125°C	4.5	5.5	
V _{IL}	Input Low Voltage		0	0.8	V
V _{IH}	Input High Voltage		2.0	V _{CC} + 1	V

Table 2- 0005Aisp w/mil.eps

Capacitance ($T_A=25^\circ\text{C}$, $f=1.0\text{ MHz}$)

SYMBOL	PARAMETER		MAXIMUM ¹	UNITS	TEST CONDITIONS
C ₁	Dedicated Input Capacitance	Commercial/Industrial	8	pf	V _{CC} =5.0V, V _{IN} =2.0V
		Military	10	pf	V _{CC} =5.0V, V _{IN} =2.0V
C ₂	I/O and Clock Capacitance		10	pf	V _{CC} =5.0V, V _{I/O} , V _Y =2.0V

1. Guaranteed but not 100% tested.

Table 2- 0006

Data Retention Specifications

PARAMETER	MINIMUM	MAXIMUM	UNITS
Data Retention	20	—	Years
ispLSI Erase/Reprogram Cycles	10000	—	Cycles
pLSI Erase/Reprogram Cycles	100	—	Cycles

Table 2- 0008B


Switching Test Conditions

Input Pulse Levels	GND to 3.0V
Input Rise and Fall Time	$\leq 3\text{ns}$ 10% to 90%
Input Timing Reference Levels	1.5V
Output Timing Reference Levels	1.5V
Output Load	See figure 2

3-state levels are measured 0.5V from steady-state active level.

Table 2- 0003

Figure 2. Test Load



* C_L includes Test Fixture and Probe Capacitance.

Output Load Conditions (see figure 2)

Test Condition	R1	R2	CL
A	470 Ω	390 Ω	35pF
B	∞	390 Ω	Active High: 35pF
			Active Low: 35pF
C	∞	390 Ω	Active High to Z at $V_{OH} - 0.5\text{V}$: 5pF
			Active Low to Z at $V_{OL} + 0.5\text{V}$: 5pF

Table 2- 0004A

DC Electrical Characteristics

Over Recommended Operating Conditions

SYMBOL	PARAMETER	CONDITION	MIN.	TYP. ³	MAX.	UNITS
V_{OL}	Output Low Voltage	$I_{OL} = 8\text{ mA}$	—	—	0.4	V
V_{OH}	Output High Voltage	$I_{OH} = -4\text{ mA}$	2.4	—	—	V
I_{IL}	Input or I/O Low Leakage Current	$0\text{V} \leq V_{IN} \leq V_{IL} (\text{MAX.})$	—	—	-10	μA
I_{IH}	Input or I/O High Leakage Current	$3.5\text{V} \leq V_{IN} \leq V_{CC}$	—	—	10	μA
I_{IL-isp}	isp Input Low Leakage Current	$0\text{V} \leq V_{IN} \leq V_{IL} (\text{MAX.})$	—	—	-150	μA
I_{IL-PU}	I/O Active Pull-Up Current	$0\text{V} \leq V_{IN} \leq V_{IL}$	—	—	-150	μA
I_{OS}¹	Output Short Circuit Current	$V_{CC} = 5\text{V}, V_{OUT} = 0.5\text{V}$	—	—	-200	mA
I_{CC}^{2,4}	Operating Power Supply Current	$V_{IL} = 0.5\text{V}, V_{IH} = 3.0\text{V}$ $f_{\text{TOGGLE}} = 1\text{ MHz}$	Commercial	100	150	mA
			Industrial/Military	100	170	mA

- One output at a time for a maximum duration of one second. $V_{out} = 0.5\text{V}$ was selected to avoid test problems by tester ground degradation. Characterized but not 100% tested.
- Measured using four 16-bit counters.
- Typical values are at $V_{CC} = 5\text{V}$ and $T_A = 25^\circ\text{C}$.
- Maximum I_{CC} varies widely with specific device configuration and operating frequency. Refer to the Power Consumption section of this datasheet and Thermal Management section of the Lattice Semiconductor Data Book or CD-ROM to estimate maximum I_{CC} .

Table 2-0007A-16 w/mil

External Timing Parameters

Over Recommended Operating Conditions

PARAMETER	TEST ⁵ COND.	# ²	DESCRIPTION ¹	-110		-90		UNITS
				MIN.	MAX.	MIN.	MAX.	
t _{pd1}	A	1	Data Propagation Delay, 4PT bypass, ORP bypass	–	10	–	12	ns
t _{pd2}	A	2	Data Propagation Delay, Worst Case Path	–	14.5	–	17	ns
f _{max} (Int.)	A	3	Clock Frequency with Internal Feedback ³	111	–	90.9	–	MHz
f _{max} (Ext.)	–	4	Clock Frequency with External Feedback ($\frac{1}{t_{su2} + t_{co1}}$)	70.1	–	58.8	–	MHz
f _{max} (Tog.)	–	5	Clock Frequency, Max Toggle ⁴	125	–	125	–	MHz
t _{su1}	–	6	GLB Reg. Setup Time before Clock, 4PT bypass	4.5	–	6	–	ns
t _{co1}	A	7	GLB Reg. Clock to Output Delay, ORP bypass	–	7	–	8	ns
t _{h1}	–	8	GLB Reg. Hold Time after Clock, 4 PT bypass	0	–	0	–	ns
t _{su2}	–	9	GLB Reg. Setup Time before Clock	7.5	–	9	–	ns
t _{co2}	–	10	GLB Reg. Clock to Output Delay	–	8.5	–	10	ns
t _{h2}	–	11	GLB Reg. Hold Time after Clock	0	–	0	–	ns
t _{r1}	A	12	Ext. Reset Pin to Output Delay	–	14	–	15	ns
t _{rw1}	–	13	Ext. Reset Pulse Duration	10	–	10	–	ns
t _{en}	B	14	Input to Output Enable	–	15	–	15	ns
t _{dis}	C	15	Input to Output Disable	–	15	–	15	ns
t _{wh}	–	16	Ext. Sync. Clock Pulse Duration, High	4	–	4	–	ns
t _{wl}	–	17	Ext. Sync. Clock Pulse Duration, Low	4	–	4	–	ns
t _{su5}	–	18	I/O Reg. Setup Time before Ext. Sync. Clock (Y1, Y2)	2	–	2	–	ns
t _{h5}	–	19	I/O Reg. Hold Time after Ext. Sync. Clock (Y1, Y2)	5.5	–	6.5	–	ns

1. Unless noted otherwise, all parameters use a GRP load of 4 GLBs, 20 PTXOR path, ORP and Y0 clock.

2. Refer to Timing Model in this data sheet for further details.

3. Standard 16-Bit loadable counter using GRP feedback.

4. f_{max} (Toggle) may be less than 1/(t_{wh} + t_{wl}). This is to allow for a clock duty cycle of other than 50%.

5. Reference Switching Test Conditions Section.

Table 2-0030-16/-110,90C

External Timing Parameters

Over Recommended Operating Conditions

PARAMETER	TEST ⁵ COND.	# ²	DESCRIPTION ¹	-80		-60		UNITS
				MIN.	MAX.	MIN.	MAX.	
t _{pd1}	A	1	Data Propagation Delay, 4PT bypass, ORP bypass	–	15	–	20	ns
t _{pd2}	A	2	Data Propagation Delay, Worst Case Path	–	20	–	25	ns
f _{max} (Int.)	A	3	Clock Frequency with Internal Feedback ³	80	–	60	–	MHz
f _{max} (Ext.)	–	4	Clock Frequency with External Feedback($\frac{1}{t_{su2} + t_{co1}}$)	50	–	38	–	MHz
f _{max} (Tog.)	–	5	Clock Frequency, Max Toggle ⁴	100	–	83	–	MHz
t _{su1}	–	6	GLB Reg. Setup Time before Clock, 4PT bypass	7	–	9	–	ns
t _{co1}	A	7	GLB Reg. Clock to Output Delay, ORP bypass	–	10	–	13	ns
t _{h1}	–	8	GLB Reg. Hold Time after Clock, 4 PT bypass	0	–	0	–	ns
t _{su2}	–	9	GLB Reg. Setup Time before Clock	10	–	13	–	ns
t _{co2}	–	10	GLB Reg. Clock to Output Delay	–	12	–	16	ns
t _{h2}	–	11	GLB Reg. Hold Time after Clock	0	–	0	–	ns
t _{r1}	A	12	Ext. Reset Pin to Output Delay	–	17	–	22.5	ns
t _{rw1}	–	13	Ext. Reset Pulse Duration	10	–	13	–	ns
t _{en}	B	14	Input to Output Enable	–	18	–	24	ns
t _{dis}	C	15	Input to Output Disable	–	18	–	24	ns
t _{wh}	–	16	Ext. Sync. Clock Pulse Duration, High	5	–	6	–	ns
t _{wl}	–	17	Ext. Sync. Clock Pulse Duration, Low	5	–	6	–	ns
t _{su5}	–	18	I/O Reg. Setup Time before Ext. Sync. Clock (Y1, Y2)	2	–	2.5	–	ns
t _{h5}	–	19	I/O Reg. Hold Time after Ext. Sync. Clock (Y1, Y2)	6.5	–	8.5	–	ns

Table 2-0030-16/80,60C

1. Unless noted otherwise, all parameters use a GRP load of 4 GLBs, 20 PTXOR path, ORP and Y0 clock.
2. Refer to Timing Model in this data sheet for further details.
3. Standard 16-Bit loadable counter using GRP feedback.
4. f_{max} (Toggle) may be less than 1/(t_{wh} + t_{wl}). This is to allow for a clock duty cycle of other than 50%.
5. Reference Switching Test Conditions Section.

Internal Timing Parameters¹

PARAMETER	# ²	DESCRIPTION	-110		-90		UNITS
			MIN.	MAX.	MIN.	MAX.	
Inputs							
t _{iobp}	20	I/O Register Bypass	–	0.8	–	1.0	ns
t _{iolat}	21	I/O Latch Delay	–	1.7	–	2.0	ns
t _{iosu}	22	I/O Register Setup Time before Clock	4.1	–	4.5	–	ns
t _{ioh}	23	I/O Register Hold Time after Clock	1.8	–	2.0	–	ns
t _{ioco}	24	I/O Register Clock to Out Delay	–	1.7	–	2.0	ns
t _{ior}	25	I/O Register Reset to Out Delay	–	2.1	–	2.5	ns
t _{din}	26	Dedicated Input Delay	–	1.7	–	2.0	ns
GRP							
t _{grp1}	27	GRP Delay, 1 GLB Load	–	0.6	–	0.7	ns
t _{grp4}	28	GRP Delay, 4 GLB Loads	–	0.8	–	1.0	ns
t _{grp8}	29	GRP Delay, 8 GLB Loads	–	1.5	–	1.8	ns
t _{grp12}	30	GRP Delay, 12 GLB Loads	–	2.1	–	2.6	ns
t _{grp16}	31	GRP Delay, 16 GLB Loads	–	2.8	–	3.4	ns
GLB							
t _{4ptbp}	33	4 Product Term Bypass Path Delay	–	5.3	–	6.5	ns
t _{1ptxor}	34	1 Product Term/XOR Path Delay	–	6.1	–	7.0	ns
t _{20ptxor}	35	20 Product Term/XOR Path Delay	–	6.6	–	8.0	ns
t _{xoradj}	36	XOR Adjacent Path Delay ³	–	8.2	–	9.5	ns
t _{gbp}	37	GLB Register Bypass Delay	–	0.5	–	0.5	ns
t _{gsu}	38	GLB Register Setup Time before Clock	0.3	–	1.0	–	ns
t _{gh}	39	GLB Register Hold Time after Clock	2.9	–	3.5	–	ns
t _{gco}	40	GLB Register Clock to Output Delay	–	1.6	–	1.5	ns
t _{gr}	41	GLB Register Reset to Output Delay	–	2.1	–	2.5	ns
t _{ptre}	42	GLB Product Term Reset to Register Delay	–	8.2	–	10.0	ns
t _{ptoe}	43	GLB Product Term Output Enable to I/O Cell Delay	–	9.0	–	9.0	ns
t _{ptck}	44	GLB Product Term Clock Delay	2.8	6.2	3.5	7.5	ns
ORP							
t _{orp}	45	ORP Delay	–	2.0	–	2.5	ns
t _{orpbp}	46	ORP Bypass Delay	–	0.4	–	0.5	ns

1. Internal Timing Parameters are not tested and are for reference only.

2. Refer to Timing Model in this data sheet for further details.

3. The XOR Adjacent path can only be used by Hard Macros.

Internal Timing Parameters¹

PARAMETER	# ²	DESCRIPTION	-110		-90		UNITS
			MIN.	MAX.	MIN.	MAX.	
Outputs							
tob	47	Output Buffer Delay	–	2.1	–	2.5	ns
toen	48	I/O Cell OE to Output Enabled	–	3.3	–	4.0	ns
todis	49	I/O Cell OE to Output Disabled	–	3.3	–	4.0	ns
Clocks							
tgy0	50	Clock Delay, Y0 to Global GLB Clock Line (Ref. clock)	2.9	2.9	3.5	3.5	ns
tgy1/2	51	Clock Delay, Y1 or Y2 to Global GLB Clock Line	2.1	3.8	2.5	4.5	ns
tgcp	52	Clock Delay, Clock GLB to Global GLB Clock Line	0.8	4.2	1.0	5.0	ns
tioy1/2	53	Clock Delay, Y1 or Y2 to I/O Cell Global Clock Line	2.1	3.8	2.5	4.5	ns
tiocp	54	Clock Delay, Clock GLB to I/O Cell Global Clock Line	0.8	4.2	1.0	5.0	ns
Global Reset							
tgr	55	Global Reset to GLB and I/O Registers	–	7.9	–	7.5	ns

1. Internal Timing Parameters are not tested and are for reference only.

2. Refer to Timing Model in this data sheet for further details.

Internal Timing Parameters¹

PARAMETER	# ²	DESCRIPTION	-80		-60		UNITS
			MIN.	MAX.	MIN.	MAX.	
Inputs							
t _{iobp}	20	I/O Register Bypass	–	2.0	–	2.7	ns
t _{iolat}	21	I/O Latch Delay	–	3.0	–	4.0	ns
t _{iosu}	22	I/O Register Setup Time before Clock	5.5	–	7.3	–	ns
t _{ioh}	23	I/O Register Hold Time after Clock	1.0	–	1.3	–	ns
t _{ioco}	24	I/O Register Clock to Out Delay	–	3.0	–	4.0	ns
t _{ior}	25	I/O Register Reset to Out Delay	–	2.5	–	3.3	ns
t _{din}	26	Dedicated Input Delay	–	4.0	–	5.3	ns
GRP							
t _{grp1}	27	GRP Delay, 1 GLB Load	–	1.5	–	2.0	ns
t _{grp4}	28	GRP Delay, 4 GLB Loads	–	2.0	–	2.7	ns
t _{grp8}	29	GRP Delay, 8 GLB Loads	–	3.0	–	4.0	ns
t _{grp12}	30	GRP Delay, 12 GLB Loads	–	3.8	–	5.0	ns
t _{grp16}	31	GRP Delay, 16 GLB Loads	–	4.5	–	6.0	ns
GLB							
t _{4ptbp}	33	4 Product Term Bypass Path Delay	–	6.5	–	8.6	ns
t _{1ptxor}	34	1 Product Term/XOR Path Delay	–	7.0	–	9.3	ns
t _{20ptxor}	35	20 Product Term/XOR Path Delay	–	8.0	–	10.6	ns
t _{xoradj}	36	XOR Adjacent Path Delay ³	–	9.5	–	12.7	ns
t _{gbp}	37	GLB Register Bypass Delay	–	1.0	–	1.3	ns
t _{gsu}	38	GLB Register Setup Time before Clock	1.0	–	1.3	–	ns
t _{gh}	39	GLB Register Hold Time after Clock	4.5	–	6.0	–	ns
t _{gco}	40	GLB Register Clock to Output Delay	–	2.0	–	2.7	ns
t _{gr}	41	GLB Register Reset to Output Delay	–	2.5	–	3.3	ns
t _{ptre}	42	GLB Product Term Reset to Register Delay	–	10.0	–	13.3	ns
t _{ptoe}	43	GLB Product Term Output Enable to I/O Cell Delay	–	9.0	–	12.0	ns
t _{ptck}	44	GLB Product Term Clock Delay	3.5	7.5	4.6	9.9	ns
ORP							
t _{orp}	45	ORP Delay	–	2.5	–	3.3	ns
t _{orpbp}	46	ORP Bypass Delay	–	0.5	–	0.7	ns

1. Internal Timing Parameters are not tested and are for reference only.

2. Refer to Timing Model in this data sheet for further details.

3. The XOR Adjacent path can only be used by Hard Macros.


Internal Timing Parameters¹

PARAMETER	# ²	DESCRIPTION	-80		-60		UNITS
			MIN.	MAX.	MIN.	MAX.	
Outputs							
tob	47	Output Buffer Delay	–	3.0	–	4.0	ns
toen	48	I/O Cell OE to Output Enabled	–	5.0	–	6.7	ns
todis	49	I/O Cell OE to Output Disabled	–	5.0	–	6.7	ns
Clocks							
tgy0	50	Clock Delay, Y0 to Global GLB Clock Line (Ref. clock)	4.5	4.5	6.0	6.0	ns
tgy1/2	51	Clock Delay, Y1 or Y2 to Global GLB Clock Line	3.5	5.5	4.6	7.3	ns
tgcp	52	Clock Delay, Clock GLB to Global GLB Clock Line	1.0	5.0	1.3	6.6	ns
tioy1/2	53	Clock Delay, Y1 or Y2 to I/O Cell Global Clock Line	3.5	5.5	4.6	7.3	ns
tiocp	54	Clock Delay, Clock GLB to I/O Cell Global Clock Line	1.0	5.0	1.3	6.6	ns
Global Reset							
tgr	55	Global Reset to GLB and I/O Registers	–	9.0	–	12.0	ns

1. Internal Timing Parameters are not tested and are for reference only.

2. Refer to Timing Model in this data sheet for further details.

ispLSI and pLSI 1016 Timing Model



Derivations of t_{su} , t_h and t_{co} from the Product Term Clock¹


$$\begin{aligned}
 t_{su} &= \text{Logic} + \text{Reg su} - \text{Clock (min)} \\
 &= (t_{iobp} + t_{grp4} + t_{20ptxor}) + (t_{gsu}) - (t_{iobp} + t_{grp4} + t_{ptck(min)}) \\
 &= (\#20 + \#28 + \#35) + (\#38) - (\#20 + \#28 + \#44) \\
 5.5 \text{ ns} &= (1.0 + 1.0 + 8.0) + (1.0) - (1.0 + 1.0 + 3.5) \\
 t_h &= \text{Clock (max)} + \text{Reg h} - \text{Logic} \\
 &= (t_{iobp} + t_{grp4} + t_{ptck(max)}) + (t_{gh}) - (t_{iobp} + t_{grp4} + t_{20ptxor}) \\
 &= (\#20 + \#28 + \#44) + (\#39) - (\#20 + \#28 + \#35) \\
 3.0 \text{ ns} &= (1.0 + 1.0 + 7.5) + (3.5) - (1.0 + 1.0 + 8.0) \\
 t_{co} &= \text{Clock (max)} + \text{Reg co} + \text{Output} \\
 &= (t_{iobp} + t_{grp4} + t_{ptck(max)}) + (t_{gco}) + (t_{orp} + t_{ob}) \\
 &= (\#20 + \#28 + \#44) + (\#40) + (\#45 + \#47) \\
 16.0 \text{ ns} &= (1.0 + 1.0 + 7.5) + (1.5) + (2.5 + 2.5)
 \end{aligned}$$

Derivations of t_{su} , t_h and t_{co} from the Clock GLB¹

$$\begin{aligned}
 t_{su} &= \text{Logic} + \text{Reg su} - \text{Clock (min)} \\
 &= (t_{iobp} + t_{grp4} + t_{20ptxor}) + (t_{gsu}) - (t_{gy0(min)} + t_{gco} + t_{gcp(min)}) \\
 &= (\#20 + \#28 + \#35) + (\#38) - (\#50 + \#40 + \#52) \\
 5.0 \text{ ns} &= (1.0 + 1.0 + 8.0) + (1.0) - (3.5 + 1.5 + 1.0) \\
 t_h &= \text{Clock (max)} + \text{Reg h} - \text{Logic} \\
 &= (t_{gy0(max)} + t_{gco} + t_{gcp(max)}) + (t_{gh}) - (t_{iobp} + t_{grp4} + t_{20ptxor}) \\
 &= (\#50 + \#40 + \#52) + (\#39) - (\#20 + \#28 + \#35) \\
 3.5 \text{ ns} &= (3.5 + 1.5 + 5.0) + (3.5) - (1.0 + 1.0 + 8.0) \\
 t_{co} &= \text{Clock (max)} + \text{Reg co} + \text{Output} \\
 &= (t_{gy0(max)} + t_{gco} + t_{gcp(max)}) + (t_{gco}) + (t_{orp} + t_{ob}) \\
 &= (\#50 + \#40 + \#52) + (\#40) + (\#45 + \#47) \\
 16.5 \text{ ns} &= (3.5 + 1.5 + 5.0) + (1.5) + (2.5 + 2.5)
 \end{aligned}$$

1. Calculations are based upon timing specifications for the ispLSI and pLSI 1016-90.

Maximum GRP Delay vs GLB Loads




0126A-80-16-isp.eps

Power Consumption

Power consumption in the ispLSI and pLSI 1016 device depends on two primary factors: the speed at which the device is operating, and the number of Product Terms

used. Figure 3 shows the relationship between power and operating speed.

Figure 3. Typical Device Power Consumption vs fmax



Notes: Configuration of Four 16-bit Counters
Typical Current at 5V, 25°C

I_{CC} can be estimated for the ispLSI and pLSI 1016 using the following equation:

$$I_{CC} = 31 + (\# \text{ of PTs} * 0.45) + (\# \text{ of nets} * \text{Max. freq} * 0.009) \text{ where:}$$

of PTs = Number of Product Terms used in design

of nets = Number of Signals used in device

Max. freq = Highest Clock Frequency to the device

The I_{CC} estimate is based on typical conditions ($V_{CC} = 5.0V$, room temperature) and an assumption of 2 GLB loads on average exists. These values are for estimates only. Since the value of I_{CC} is sensitive to operating conditions and the program in the device, the actual I_{CC} should be verified.

Pin Description

NAME	PLCC PIN NUMBERS	TQFP PIN NUMBERS	JLCC PIN NUMBERS	DESCRIPTION
I/O 0 - I/O 3 I/O 4 - I/O 7 I/O 8 - I/O 11 I/O 12 - I/O 15 I/O 16 - I/O 19 I/O 20 - I/O 23 I/O 24 - I/O 27 I/O 28 - I/O 31	15, 16, 17, 18, 19, 20, 21, 22, 25, 26, 27, 28, 29, 30, 31, 32, 37, 38, 39, 40, 41, 42, 43, 44, 3, 4, 5, 6, 7, 8, 9, 10	9, 10, 11, 12, 13, 14, 15, 16, 19, 20, 21, 22, 23, 24, 25, 26, 31, 32, 33, 34, 35, 36, 37, 38, 41, 42, 43, 44, 1, 2, 3, 4	15, 16, 17, 18, 19, 20, 21, 22, 25, 26, 27, 28, 29, 30, 31, 32, 37, 38, 39, 40, 41, 42, 43, 44, 3, 4, 5, 6, 7, 8, 9, 10	Input/Output Pins - These are the general purpose I/O pins used by the logic array.
IN 3	2	40	2	Dedicated input pins to the device.
$\overline{\text{ispEN}}/\text{NC}^{1,2}$	13	7	13	Input – Dedicated in-system programming enable input pin. This pin is brought low to enable the programming mode. The MODE, SDI, SDO and SCLK options become active.
SDI/IN 0 ²	14	8	14	Input – This pin performs <u>two</u> functions. It is a dedicated input pin when $\overline{\text{ispEN}}$ is logic high. When $\overline{\text{ispEN}}$ is logic low, it functions as an input pin to load programming data into the device. SDI/IN 0 also is used as one of the two control pins for the isp state machine.
MODE/IN 2 ²	36	30	36	Input – This pin performs <u>two</u> functions. It is a dedicated input pin when $\overline{\text{ispEN}}$ is logic high. When $\overline{\text{ispEN}}$ is logic low, it functions as a pin to control the operation of the isp state machine.
SDO/IN 1 ²	24	18	24	Input/Output – This pin performs <u>two</u> functions. It is a dedicated input pin when $\overline{\text{ispEN}}$ is logic high. When $\overline{\text{ispEN}}$ is logic low, it functions as an output pin to read serial shift register data.
SCLK/Y2 ²	33	27	33	Input – This pin performs <u>two</u> functions. It is a dedicated clock input when $\overline{\text{ispEN}}$ is logic high. This clock input is brought into the Clock Distribution Network, and can optionally be routed to any GLB and/or I/O cell on the device. When $\overline{\text{ispEN}}$ is logic low, it functions as a clock pin for the Serial Shift Register.
Y0	11	5	11	Dedicated Clock input. This clock input is connected to one of the clock inputs of all of the GLBs on the device.
Y1/ $\overline{\text{RESET}}$	35	29	35	This pin performs two functions: – Dedicated clock input. This clock input is brought into the Clock Distribution Network, and can optionally be routed to any GLB and/or I/O cell on the device. – Active Low (0) Reset pin which resets all of the GLB and I/O registers in the device.
GND VCC	1, 23 12, 34	17, 39 6, 28	1, 23 12, 34	Ground (GND) V _{cc}


1. NC pins are not to be connected to any active signals, Vcc, or GND.

2. Pins have dual function capability for ispLSI 1016 only.

Table 2 - 0002C-16-isp

Pin Configuration


ispLSI and pLSI 1016 44-Pin PLCC Pinout Diagram



1. NC pins are not to be connected to any active signals, Vcc, or GND
2. Pins have dual function capability for ispLSI 1016 only (except pin 13, which is $\overline{\text{ispEN}}$ only).

0123A-isp1016


ispLSI and pLSI 1016 44-Pin TQFP Pinout Diagram




1. NC pins are not to be connected to any active signals, Vcc, or GND
2. Pins have dual function capability for ispLSI 1016 only (except pin 7, which is $\overline{\text{ispEN}}$ only).

0851-18/TQFP

ispLSI and pLSI 1016 44-Pin JLCC Pinout Diagram



Part Number Description



ispLSI and pLSI 1016 Ordering Information

COMMERCIAL

Family	f_{max} (MHz)	t_{pd} (ns)	Ordering Number	Package
ispLSI	110	10	ispLSI 1016-110LJ	44-Pin PLCC
	90	12	ispLSI 1016-90LJ	44-Pin PLCC
	90	12	ispLSI 1016-90LT44	44-Pin TQFP
	80	15	ispLSI 1016-80LJ	44-Pin PLCC
	80	15	ispLSI 1016-80LT44	44-Pin TQFP
	60	20	ispLSI 1016-60LJ	44-Pin PLCC
	60	20	ispLSI 1016-60LT44	44-Pin TQFP
pLSI	110	10	pLSI 1016-110LJ	44-Pin PLCC
	90	12	pLSI 1016-90LJ	44-Pin PLCC
	90	12	pLSI 1016-90LT44	44-Pin TQFP
	80	15	pLSI 1016-80LJ	44-Pin PLCC
	80	15	pLSI 1016-80LT44	44-Pin TQFP
	60	20	pLSI 1016-60LJ	44-Pin PLCC
	60	20	pLSI 1016-60LT44	44-Pin TQFP

INDUSTRIAL

Family	f_{max} (MHz)	t_{pd} (ns)	Ordering Number	Package
ispLSI	60	20	ispLSI 1016-60LJI	44-Pin PLCC
	60	20	ispLSI 1016-60LT44I	44-Pin TQFP
pLSI	60	20	pLSI 1016-60LJI	44-Pin PLCC

MILITARY/883

Family	f_{max} (MHz)	t_{pd} (ns)	Ordering Number	SMD #	Package
ispLSI	60	20	ispLSI 1016-60LH/883	5962-9476201MXC	44-Pin JLCC
pLSI	60	20	pLSI 1016-60LH/883	5962-9476301MXC	44-Pin JLCC


Note: Lattice Semiconductor recognizes the trend in military device procurement towards using SMD compliant devices, as such, ordering by this number is recommended.

Table 2-0041-16-isp1016

44-Pin PLCC Package


Dimensions in Inches MIN. / MAX.

(Dimensions in millimeters, shown in parentheses, are for reference only)




44-Pin TQFP Package (T44)

Dimensions in Millimeters MIN. / MAX.



44-Pin TQFP Package (T)

Dimensions in Millimeters MIN. / MAX.



44-Pin JLCC Package

Dimensions in Inches MIN. / MAX.

(Dimensions in millimeters, shown in parentheses, are for reference only)

