

# ispLSI® and pLSI® 2064

**High Density Programmable Logic** 

#### **Features**

#### HIGH DENSITY PROGRAMMABLE LOGIC

- 2000 PLD Gates
- 64 I/O Pins, Four Dedicated Inputs
- 64 Registers
- High Speed Global Interconnect
- Wide Input Gating for Fast Counters, State Machines, Address Decoders, etc.
- Small Logic Block Size for Random Logic

#### HIGH PERFORMANCE E<sup>2</sup>CMOS<sup>®</sup> TECHNOLOGY

- fmax = 125 MHz Maximum Operating Frequency
- tpd = 7.5 ns Propagation Delay
- TTL Compatible Inputs and Outputs
- Electrically Erasable and Reprogrammable
- Non-Volatile
- 100% Tested at Time of Manufacture
- Unused Product Term Shutdown Saves Power


#### • ispLSI OFFERS THE FOLLOWING ADDED FEATURES

- In-System Programmable (ISP™) 5-Volt Only
- Increased Manufacturing Yields, Reduced Time-to-Market and Improved Product Quality
- Reprogram Soldered Devices for Faster Prototyping

# • OFFERS THE EASE OF USE AND FAST SYSTEM SPEED OF PLDs WITH THE DENSITY AND FLEXIBILITY OF FIELD PROGRAMMABLE GATE ARRAYS

- Complete Programmable Device Can Combine Glue Logic and Structured Designs
- Enhanced Pin Locking Capability
- Three Dedicated Clock Input Pins
- Synchronous and Asynchronous Clocks
- Programmable Output Slew Rate Control to Minimize Switching Noise
- Flexible Pin Placement
- Optimized Global Routing Pool Provides Global Interconnectivity
- ispEXPERT™ LOGIC COMPILER AND COMPLETE ISP DEVICE DESIGN SYSTEMS FROM HDL SYNTHESIS THROUGH IN-SYSTEM PROGRAMMING
- Superior Quality of Results
- Tightly Integrated with Leading CAE Vendor Tools
- Productivity Enhancing Timing Analyzer, Explore Tools, Timing Simulator and ispANALYZER™
- PC and UNIX Platforms

#### **Functional Block Diagram**



#### Description

The ispLSI and pLSI 2064 are High Density Programmable Logic Devices. The devices contain 64 Registers, 64 Universal I/O pins, four Dedicated Input pins, three Dedicated Clock Input pins, two dedicated Global OE input pins and a Global Routing Pool (GRP). The GRP provides complete interconnectivity between all of these elements. The ispLSI 2064 features 5-Volt in-system programmability and in-system diagnostic capabilities. The ispLSI 2064 offers non-volatile reprogrammability of the logic, as well as the interconnect, to provide truly reconfigurable systems. It is architecturally and parametrically compatible to the pLSI 2064 device, but multiplexes four input pins to control in-system programming.


The basic unit of logic on the ispLSI and pLSI 2064 devices is the Generic Logic Block (GLB). The GLBs are labeled A0, A1...B7 (see figure 1). There are a total of 16 GLBs in the ispLSI and pLSI 2064 devices. Each GLB is made up of four macrocells. Each GLB has 18 inputs, a programmable AND/OR/Exclusive OR array, and four outputs which can be configured to be either combinatorial or registered. Inputs to the GLB come from the GRP and dedicated inputs. All of the GLB outputs are brought back into the GRP so that they can be connected to the inputs of any GLB on the device.

Copyright © 1998 Lattice Semiconductor Corp. All brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



#### **Functional Block Diagram**

Figure 1. ispLSI and pLSI 2064 Functional Block Diagram



The devices also have 64 I/O cells, each of which is directly connected to an I/O pin. Each I/O cell can be individually programmed to be a combinatorial input, output or bi-directional I/O pin with 3-state control. The signal levels are TTL compatible voltages and the output drivers can source 4 mA or sink 8 mA. Each output can be programmed independently for fast or slow output slew rate to minimize overall output switching noise.

Eight GLBs, 32 I/O cells, two dedicated inputs and two ORPs are connected together to make a Megablock (see figure 1). The outputs of the eight GLBs are connected to

a set of 32 universal I/O cells by two ORPs. Each ispLSI and pLSI 2064 device contains two Megablocks.

The GRP has as its inputs, the outputs from all of the GLBs and all of the inputs from the bi-directional I/O cells. All of these signals are made available to the inputs of the GLBs. Delays through the GRP have been equalized to minimize timing skew.

Clocks in the ispLSI and pLSI 2064 devices are selected using the dedicated clock pins. Three dedicated clock pins (Y0, Y1, Y2) or an asynchronous clock can be selected on a GLB basis. The asynchronous or Product Term clock can be generated in any GLB for its own clock.



### Absolute Maximum Ratings <sup>1</sup>

Supply Voltage  $V_{cc}$  -0.5 to +7.0V Input Voltage Applied -2.5 to  $V_{CC}$  +1.0V Off-State Output Voltage Applied -2.5 to  $V_{CC}$  +1.0V Storage Temperature -65 to 150°C Case Temp. with Power Applied -55 to 125°C Max. Junction Temp. (T<sub>J</sub>) with Power Applied -150°C

#### **DC Recommended Operating Condition**

SYMBOL	PA	MII	N.	MAX.	UNITS		
<b>V</b> CC	Supply Voltage	Commercial T <sub>A</sub> = 0°	C to + 70°C 4.7	'5	5.25	V	
VCC	Supply Voltage	0°C to + 85°C 4.5	5	5.5	V		
<b>V</b> IL	Input Low Voltage	O	)	8.0	V		
<b>V</b> IH	Input High Voltage	Input High Voltage					

Table 2 - 0005/2064

#### Capacitance (TA=25°C, f=1.0 MHz)

SYMBOL	PARAMETER	TYPICAL	UNITS	TEST CONDITIONS
<b>C</b> <sub>1</sub>	Dedicated Input Capacitance	8	pf	$V_{CC} = 5.0 \text{V}, \ V_{IN} = 2.0 \text{V}$
$\mathbf{C}_{2}$	I/O Capacitance	9	pf	$V_{CC} = 5.0 \text{V}, \ V_{I/O} = 2.0 \text{V}$
<b>C</b> ₃	Clock Capacitance	15	pf	$V_{CC} = 5.0V, V_{Y} = 2.0V$

Table 2-0006/2064

### **Data Retention Specifications**

PARAMETER	MINIMUM	MAXIMUM	UNITS
Data Retention	20	_	Years
ispLSI Erase/Reprogram Cycles	10000	_	Cycles
pLSI Erase/Reprogram Cycles	100	_	Cycles

Table 2-0008/2064

<sup>1.</sup> Stresses above those listed under the "Absolute Maximum Ratings" may cause permanent damage to the device. Functional operation of the device at these or at any other conditions above those indicated in the operational sections of this specification is not implied (while programming, follow the programming specifications).



### **Switching Test Conditions**

Input Pulse Levels	GND to 3.0V			
Input Rise and Fall Time	-125 ≤ 2 ns			
10% to 90%	Others	≤ 3 ns		
Input Timing Reference Levels	1.5V			
Output Timing Reference Levels	1.9	5V		
Output Load	See Fi	gure 2		

<sup>3-</sup>state levels are measured 0.5V from steady-state active level.


Table 2-0003/2064

#### **Output Load Conditions (see Figure 2)**

7	TEST CONDITION	R1	R2	CL
Α		470Ω	390Ω	35pF
В	Active High	8	390Ω	35pF
В	Active Low	470Ω	390Ω	35pF
С	Active High to Z at <b>V</b> <sub>OH</sub> -0.5V	8	390Ω	5pF
	Active Low to Z at <b>V</b> <sub>OL</sub> +0.5V	470Ω	390Ω	5pF

Table 2-0004/2064

#### Figure 2. Test Load



\*CL includes Test Fixture and Probe Capacitance.

#### **DC Electrical Characteristics**

#### **Over Recommended Operating Conditions**

SYMBOL	PARAMETER	CONDITIO	N	MIN.	TYP.3	MAX.	UNITS
<b>V</b> OL	Output Low Voltage	I <sub>OL</sub> = 8 mA		_	_	0.4	٧
<b>V</b> OH	Output High Voltage	I <sub>OH</sub> = -4 mA		2.4	ı	ı	٧
IIL	Input or I/O Low Leakage Current	$0V \le V_{IN} \le V_{IL}(Max.)$	_	_	-10	μА	
Iн	Input or I/O High Leakage Current	$3.5V \le V_{IN} \le V_{CC}$	ı	ı	10	μА	
IIL-isp	ispEN Input Low Leakage Current	$0V \le V_{IN} \le V_{IL}$	_	_	-150	μA	
IIL-PU	I/O Active Pull-Up Current	$0V \le V_{IN} \le V_{IL}$		1	_	-150	μА
los1	Output Short Circuit Current	$V_{CC} = 5V, V_{OUT} = 0.5V$	ı	1	-200	mA	
ICC <sup>2, 4</sup>	Operating Power Supply Current	$V_{IL} = 0.0V, V_{IH} = 3.0V$	Commercial	ı	95	175	mA
	Operating Fower Supply Surrent	f <sub>CLOCK</sub> = 1 MHz	Industrial	_	95	_	mA

Table 2-0007/2064

- 1. One output at a time for a maximum duration of one second.  $V_{OUT} = 0.5V$  was selected to avoid test problems by tester ground degradation. Characterized but not 100% tested.
- 2. Measured using four 16-bit counters.
- 3. Typical values are at  $V_{\text{CC}}$ = 5V and  $T_{\text{A}}$ = 25°C.
- 4. Maximum I<sub>CC</sub> varies widely with specific device configuration and operating frequency. Refer to the Power Consumption section of this data sheet and Thermal Management section of the Lattice Semiconductor Data Book or CD-ROM to estimate maximum I<sub>CC</sub>.



## **External Timing Parameters**

#### **Over Recommended Operating Conditions**

DADAMETED	PARAMETER COND. #2		DESCRIPTION <sup>1</sup>	-1:	25	-1	00	-8	80	
PARAMETER			DESCRIPTION	MIN.	MAX.	MIN.	MAX.	MIN.	мах.	UNITS
<b>t</b> pd1	Α	1	Data Propagation Delay, 4PT Bypass, ORP Bypass	-	7.5	ı	10.0	ı	15.0	ns
<b>t</b> pd2	Α	2	Data Propagation Delay	_	10.0	_	13.0	-	18.5	ns
<b>f</b> max	Α	3	Clock Frequency with Internal Feedback <sup>3</sup>	125	-	100	_	81.0	_	MHz
<b>f</b> max (Ext.)	-	4	Clock Frequency with External Feedback $\left(\frac{1}{tsu2 + tco1}\right)$	100	-	77.0	_	57.0	_	MHz
<b>f</b> max (Tog.)	-	5	Clock Frequency, Max. Toggle	125	-	111	_	100	_	MHz
<b>t</b> su1	_	6	GLB Reg. Setup Time before Clock, 4 PT Bypass	5.0	-	6.5	_	9.0	_	ns
<b>t</b> co1	Α	7	GLB Reg. Clock to Output Delay, ORP Bypass	_	4.0	-	5.0	_	6.5	ns
<b>t</b> h1	_	8	GLB Reg. Hold Time after Clock, 4 PT Bypass		_	0.0	_	0.0	_	ns
<b>t</b> su2	_	9	GLB Reg. Setup Time before Clock		-	8.0	_	11.0	_	ns
<b>t</b> co2	_	10	GLB Reg. Clock to Output Delay	-	4.5	-	6.0	_	8.0	ns
<b>t</b> h2	_	11	GLB Reg. Hold Time after Clock	0.0	-	0.0	_	0.0	_	ns
<b>t</b> r1	Α	12	Ext. Reset Pin to Output Delay	_	10.0	-	13.5	_	17.0	ns
<b>t</b> rw1	-	13	Ext. Reset Pulse Duration	5.0	-	6.5	_	10.0	_	ns
<b>t</b> ptoeen	В	14	Product Term OE, Enable	-	12.0	-	15.0	-	18.0	ns
<b>t</b> ptoedis	C	15	Product Term OE, Disable	_	12.0	-	15.0	-	18.0	ns
<b>t</b> goeen	В	16	Global OE, Enable	_	7.0	-	9.0	-	12.0	ns
<b>t</b> goedis	С	17	Global OE, Disable	_	7.0	_	9.0	-	12.0	ns
<b>t</b> wh	_	18	External Synchronous Clock Pulse Duration, High	4.0	_	4.5	_	5.0	_	ns
twl	-	19	External Synchronous Clock Pulse Duration, Low	4.0	_	4.5	_	5.0	_	ns

<sup>1.</sup> Unless noted otherwise, all parameters use the GRP, 20 PTXOR path, ORP and Y0 clock.

Table 2 - 0030B/2064-130

<sup>2.</sup> Refer to Timing Model in this data sheet for further details.

<sup>3.</sup> Standard 16-bit counter using GRP feedback.

<sup>4.</sup> Reference Switching Test Conditions section.



## Internal Timing Parameters<sup>1</sup>

### **Over Recommended Operating Conditions**

PARAMETER	<b>#</b> <sup>2</sup>	DESCRIPTION		25	-1	00	-80		UNITS
TANAMETER			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	Julio
Inputs									
<b>t</b> io	20	Input Buffer Delay	-	0.2	_	0.5	_	1.8	ns
<b>t</b> din	21	Dedicated Input Delay	_	1.5	_	2.2	_	4.4	ns
GRP									
<b>t</b> grp	22	GRP Delay	_	1.3	ı	1.7	_	2.6	ns
GLB									
<b>t</b> 4ptbp	23	4 Product Term Bypass Comb. Path Delay		4.5	_	5.8	_	8.1	ns
<b>t</b> 4ptbp	24	4 Product Term Bypass Reg. Path Delay	_	5.0	_	5.8	_	6.8	ns
<b>t</b> 1ptxor	25	1 Product Term/XOR Path Delay	_	5.7	_	6.8	_	8.0	ns
<b>t</b> 20ptxor	26	20 Product Term/XOR Path Delay	_	6.0	_	7.3	_	8.8	ns
<b>t</b> xoradj	27	XOR Adjacent Path Delay <sup>3</sup>	_	6.5	_	8.0	_	9.8	ns
<b>t</b> gbp	28	GLB Register Bypass Delay		0.5	_	0.5	_	1.3	ns
<b>t</b> gsu	29	GLB Register Setup Time before Clock	0.8	_	1.2	_	1.4	_	ns
<b>t</b> gh	30	GLB Register Hold Time after Clock	3.0	_	4.0	_	6.0	_	ns
tgco	31	GLB Register Clock to Output Delay	_	0.2	_	0.3	_	0.4	ns
<b>t</b> gro	32	GLB Register Reset to Output Delay	_	1.1	_	1.3	_	1.6	ns
<b>t</b> ptre	33	GLB Product Term Reset to Register Delay	_	4.8	_	6.1	_	8.6	ns
<b>t</b> ptoe	34	GLB Product Term Output Enable to I/O Cell Delay	_	7.3	_	8.6	_	9.0	ns
<b>t</b> ptck	35	GLB Product Term Clock Delay	3.3	5.6	4.1	7.1	5.6	10.2	ns
ORP			_					_	
<b>t</b> orp	36	ORP Delay	_	8.0	_	1.4	_	2.0	ns
<b>t</b> orpbp	37	ORP Bypass Delay	_	0.3	_	0.4	-	0.5	ns
Outputs									
<b>t</b> ob	38	Output Buffer Delay	_	1.2	_	1.6	_	2.0	ns
<b>t</b> sl	39	Output Slew Limited Delay Adder	-	10.0	_	10.0	-	10.0	ns
<b>t</b> oen	40	I/O Cell OE to Output Enabled	-	3.2	_	4.2	_	4.6	ns
<b>t</b> odis	41	I/O Cell OE to Output Disabled	_	3.2	_	4.2	_	4.6	ns
tgoe	42	Global Output Enable	_	3.8	_	4.8	_	7.4	ns
Clocks									
<b>t</b> gy0	43	Clock Delay, Y0 to Global GLB Clock Line (Ref. clock)	2.3	2.3	2.7	2.7	3.6	3.6	ns
<b>t</b> gy1/2	44	Clock Delay, Y1 or Y2 to Global GLB Clock Line	2.3	2.3	2.7	2.7	3.6	3.6	ns
Global Re	set								
<b>t</b> gr	45	Global Reset to GLB	_	6.9	_	9.2	_	11.4	ns


<sup>1.</sup> Internal Timing Parameters are not tested and are for reference only.

Table 2- 0036C/2064-130

<sup>2.</sup> Refer to Timing Model in this data sheet for further details.

<sup>3.</sup> The XOR adjacent path can only be used by hard macros.

### ispLSI and pLSI 2064 Timing Model



#### Derivations of tsu, th and tco from the Product Term Clock<sup>1</sup>

```
tsu
            = Logic + Reg su - Clock (min)
            = (tio + tgrp + t20ptxor) + (tgsu) - (tio + tgrp + tptck(min))
            = (#20 + #22 + #26) + (#29) - (#20 + #22 + #35)
    3.5 \text{ ns} = (0.2 + 1.3 + 6.0) + (0.8) - (0.2 + 1.3 + 3.3)
th
            = Clock (max) + Reg h - Logic
            = (tio + tgrp + tptck(max)) + (tgh) - (tio + tgrp + t20ptxor)
            = (#20 + #22 + #35) + (#30) - (#20 + #22 + #26)
    2.6 \text{ ns} = (0.2 + 1.3 + 5.6) + (3.0) - (0.2 + 1.3 + 6.0)
tco
            = Clock (max) + Reg co + Output
            = (tio + tgrp + tptck(max)) + (tgco) + (torp + tob)
            = (#20 + #22 + #35) + (#31) + (#36 + #38)
    9.4 \text{ ns} = (0.2 + 1.3 + 5.6) + (0.2) + (0.8 + 1.2)
                                                               Table 2- 0042A-2064
```


Note: Calculations are based upon timing specifications for the ispLSI and pLSI 2064-125L.

#### **Power Consumption**

Power Consumption in the ispLSI and pLSI 2064 device depends on two primary factors: the speed at which the device is operating and the number of Product Terms

used. Figure 3 shows the relationship between power and operating speed.

Figure 3. Typical Device Power Consumption vs fmax



Notes: Configuration of Four 16-bit Counters Typical Current at 5V, 25° C

ICC can be estimated for the ispLSI and pLSI 2064 using the following equation:

 $I_{CC}(mA) = 38 + (\# \text{ of PTs} * 0.33) + (\# \text{ of nets} * \text{Max freq} * 0.007)$ 

#### Where:

# of PTs = Number of Product Terms used in design

# of nets = Number of Signals used in device

Max freq = Highest Clock Frequency to the device (in MHz)

The ICC estimate is based on typical conditions ( $V_{CC} = 5.0V$ , room temperature) and an assumption of 2 GLB loads on average exists. These values are for estimates only. Since the value of ICC is sensitive to operating conditions and the program in the device, the actual ICC should be verified.

0127A-64-80isp/2000



## Pin Description

NAME	PLCC PIN	NUME	BERS	DESCRIPTION
I/O 0 - I/O 3 I/O 4 - I/O 7 I/O 8 - I/O 11 I/O 12 - I/O 15 I/O 16 - I/O 23 I/O 24 - I/O 27 I/O 28 - I/O 31 I/O 32 - I/O 35 I/O 36 - I/O 39 I/O 40 - I/O 43 I/O 44 - I/O 47 I/O 48 - I/O 51 I/O 52 - I/O 55 I/O 56 - I/O 59 I/O 60 - I/O 63	26, 27, 30, 31, 34, 35, 38, 39, 45, 46, 49, 50, 53, 54, 57, 58, 68, 69, 72, 73, 76, 77, 80, 81, 3, 4, 7, 8, 11, 12, 15, 16,	28, 32, 36, 40, 47, 51, 55, 59, 70, 74, 78, 82, 5, 9, 13, 17,	29, 33, 37, 41, 48, 52, 56, 60, 71, 75, 79, 83, 6, 10, 14, 18	Input/Output Pins — These are the general purpose I/O pins used by the logic array.
GOE 0, GOE 1	67, 84			Global Output Enable input pins.
Y0, Y1, Y2	20, 66,	63		Dedicated Clock input. This clock input is connected to one of the clock inputs of all the GLBs in the device.
RESET	24			Active Low (0) Reset pin which resets all registers in the device.
ispEN/NC <sup>1,2</sup>	23			Input — Dedicated in-system programming enable pin. This pin is brought low to enable the programming mode. When low, the MODE, SDI, SDO and SCLK controls become active.
SDI/ IN 0 <sup>2</sup>	25			Input — This pin performs two functions. When <code>ispEN</code> is logic low, it functions as an input pin to load programming data into the device. SDI/IN 0 also is used as one of the two control pins for the ISP state machine. When <code>ispEN</code> is high, it functions as a dedicated pin input.
MODE/ IN 1 <sup>2</sup>	42			Input — This pin performs two functions. When ispEN is logic low, it functions as a pin to control the operation of the ISP state machine. When ispEN is high, it functions as a dedicated input pin.
SDO/IN 2 <sup>2</sup>	44			Output/Input — This pin performs two functions. When ispEN is logic low, it functions as an output pin to read serial shift register data. When ispEN is high, it functions as a dedicated input pin.
SCLK/IN 3 <sup>2</sup>	61			Input — This pin performs two functions. When ispEN is logic low, it functions as a clock pin for the Serial Shift Register. When ispEN is high, it functions as a dedicated input pin.
GND	1, 22,	43,	64	Ground (GND)
vcc	21, 65			Vcc
NC <sup>1</sup>	2, 19,	62		No Connect

<sup>1.</sup> NC pins are not to be connected to any active signals, VCC or GND.

2. Pins have dual function capability for ispLSI 2064 only.

Table 2-0002A-08isp/2064



## Pin Description

NAME	TOER	DIN	NII IRA	DEDC	DESCRIPTION
NAME	<u> </u>			BERS	
I/O 0 - I/O 3 I/O 4 - I/O 7 I/O 8 - I/O 11 I/O 12 - I/O 15 I/O 16 - I/O 19 I/O 20 - I/O 23 I/O 24 - I/O 27 I/O 28 - I/O 31 I/O 32 - I/O 35 I/O 36 - I/O 39 I/O 40 - I/O 43 I/O 44 - I/O 47 I/O 48 - I/O 51 I/O 52 - I/O 55 I/O 56 - I/O 59 I/O 60 - I/O 63	17, 21, 29, 33, 40, 44, 48, 56, 67, 71, 79, 83, 90, 94, 98,	18, 22, 30, 34, 41, 45, 53, 57, 68, 72, 80, 84, 91, 95, 3,	19, 23, 31, 35, 42, 46, 54, 58, 69, 73, 81, 85, 92, 96, 4, 8,	20, 28, 32, 36, 43, 47, 55, 70, 78, 82, 86, 93, 97, 5,	Input/Output Pins - These are the general purpose I/O pins used by the logic array.
GOE 0, GOE 1	66,	87			Global Output Enable input pins.
Y0, Y1, Y2	11,	65,	62		Dedicated Clock input. This clock input is connected to one of the clock inputs of all of the GLBs on the device.
RESET	15				Active Low (0) Reset pin which resets all of the registers in the device.
ispEN/NC <sup>1,2</sup> SDI/IN 0 <sup>2</sup>	14				Input – Dedicated in-system programming enable input pin. This pin is brought low to enable the programming mode. The MODE, SDI, SDO and SCLK controls become active.  Input – This pin performs two functions. When ispEN is logic low, it functions as an input pin to load programming data into the device.  SDI/IN 0 also is used as one of the two control pins for the ISP state
MODE/IN 1 <sup>2</sup>	37				machine. When ispEN is high, it functions as a dedicated input pin.  Input – This pin performs two functions. When ispEN is logic low, it functions as a pin to control the operation of the ISP state machine.  When ispEN is high, it functions as a dedicated input pin.
SDO/IN 2 <sup>2</sup>	39				Output/Input – This pin performs two functions. When ispEN is logic low, it functions as an output pin to read serial shift register data. When ispEN is high, it functions as a dedicated input pin.
SCLK/IN 3 <sup>2</sup>	60				Input – This pin performs two functions. When ispEN is logic low, it functions as a clock pin for the Serial Shift Register. When ispEN is high, it functions as a dedicated input pin.
GND	13,	38,	63,	88	Ground (GND)
vcc	12,	64			V <sub>CC</sub>
NC <sup>1</sup>	1, 25, 50, 74, 89,	2, 26, 51, 75, 99,	10, 27, 52, 76, 100	24, 49, 61, 77,	No Connect.


<sup>1.</sup> NC pins are not to be connected to any active signals, VCC or GND.

Table 2-0002-2064b.eps

<sup>2.</sup> Pins have dual function capability for ispLSI 2064 only.

### Pin Configuration


#### ispLSI and pLSI 2064 84-Pin PLCC Pinout Diagram



- 1. NC pins are not to be connected to any active signals, VCC or GND.
- 2. Pins have dual function capability for ispLSI 2064 only (except pin 23, which is ispEN only).

### Pin Configuration


#### ispLSI 2064 100-Pin TQFP Pinout Diagram



- 1. NC pins are not to be connected to any active signals, VCC or GND.
- 2. Pins have dual function capability.



### **Part Number Description**



0212/2064

## ispLSI and pLSI 2064 Ordering Information

#### **COMMERCIAL**

FAMILY	fmax (MHz)	<b>t</b> pd (ns)	ORDERING NUMBER	PACKAGE
	125	7.5	ispLSI 2064-125LJ	84-Pin PLCC
	125	7.5	ispLSI 2064-125LT	100-Pin TQFP
ioni Ci	100	10	ispLSI 2064-100LJ	84-Pin PLCC
ispLSI	100	10	ispLSI 2064-100LT	100-Pin TQFP
	81	15	ispLSI 2064-80LJ	84-Pin PLCC
	81	15	ispLSI 2064-80LT	100-Pin TQFP
	125	7.5	pLSI 2064-125LJ	84-Pin PLCC
pLSI	100	10	pLSI 2064-100LJ	84-Pin PLCC
	81	15	pLSI 2064-80LJ	84-Pin PLCC

Note: Use ispLSI for all new designs.

Table 2-0041A/2064

#### INDUSTRIAL


FAMILY	fmax (MHz)	tpd (ns)	ORDERING NUMBER	PACKAGE
ispLSI	81	15	ispLSI 2064-80LJI	84-Pin PLCC
ispESi	81	15	ispLSI 2064-80LTI	100-Pin TQFP
				Table 2-0041B/2064




## 68-Pin JLCC Package

Dimensions in Inches MIN. / MAX.

(Dimensions in millimeters, shown in parentheses, are for reference only)






## 84-Pin PLCC Package

Dimensions in Inches MIN. / MAX.

(Dimensions in millimeters, shown in parentheses, are for reference only)






## 84-Pin CPGA Package

Dimensions in Inches MIN. / MAX.

(Dimensions in millimeters, shown in parentheses, are for reference only)



## 100-Pin TQFP Package

Dimensions in Millimeters MIN. / MAX.

