

Field-programmable logic sequencer (16x48x8)

82S105 (PLS105)

FEATURES

- Field-programmable (Ni-Cr link)
- 16 input variables
- 8 output functions
- 48 transition terms
- 6-bit State Register
- 8-bit Output Register
- Transition Complement Array
- Positive edge-trigger clock
- Programmable asynchronous preset or Output Enable
- Power-on preset to all "1" of internal registers
- $f_{MAX} = 10.5\text{MHz}$
- 650mW power dissipation (typical)
- TTL compatible
- Single +5V supply
- 3-state outputs

APPLICATIONS

- Interface protocols
- Sequence detectors
- Peripheral controllers
- Timing generators
- Sequential circuits
- Elevator controllers
- Security locking systems
- Counters
- Shift registers

DESCRIPTION

The 82S105 is a bipolar programmable state machine of the Mealy type. It contains logic AND-OR gate arrays with user programmable connections which control the inputs of on-chip State and Output Registers. These consist respectively of 6 Q_P and 8 Q_F edge-triggered, clocked S/R flip-flops, with an asynchronous Preset option. All flip-flops are unconditionally preset to "1" during power turn-on.

The AND array combines 16 external inputs, I_{0-15} , with six internal inputs, P_{0-5} , fed back from the State Register to form up to 48 transition terms (AND terms).


All transition terms can include True, False, or Don't Care states of the controlling variables, and are merged in the OR array to issue next-state and next-output commands to their respective registers on the Low-to-High transition of the Clock pulse. Both True and Complement transition terms can be generated by optional use of the internal variable (C) from the Complement Array. Also, if desired, the Preset input can be converted to Output Enable function, as an additional user-programmable option.

ORDERING INFORMATION


DESCRIPTION	ORDER CODE	PACKAGE DESIGNATOR*
28-Pin Ceramic DIP 600mil-wide	82S105/BXA	GDIP1-T28
28-Pin Ceramic Flat Pack	82S105/BYA	GDFF2-F28
28-Pin LCC	82S105/B3A	CQCC2-N28

* MIL-STD 1835 or Appendix A of 1995 Military Data Handbook

LCC LEAD CONFIGURATION



PIN CONFIGURATION



7110826 0085805 400

May 13, 1987


1017

853-0249 F08924

Field-programmable logic sequencer (16x48x8)

82S105 (PLS105)

FUNCTIONAL DIAGRAM



7110826 0085806 347


May 13, 1987

1018

Field-programmable logic sequencer (16x48x8)

82S105 (PLS105)

FPLS LOGIC DIAGRAM



May 13, 1987

1019

7110826 0085807 283

Field-programmable logic sequencer (16x48x8)

82S105 (PLS105)

PIN DESCRIPTION

PIN NO.	SYMBOL	NAME AND FUNCTION	POLARITY
1	CK	Clock: The Clock input to the State and Output Registers. A Low-to-High transition on this line is necessary to update the contents of both registers.	Active-High
2 - 8 20 - 27	I ₁ - 15	Logic Inputs: The 15 external inputs to the AND array used to program jump conditions between machine states, as determined by a given logic sequence.	Active-High/Low
9	I ₀	Logic/Diagnostic Input: A 16th external logic input to the AND array, as above, when exercised with standard TTL levels. When I ₀ is held at +10V, device outputs F ₀ - 5 reflect the contents of State Register bits P ₀ - 5. The contents of each Output Register remains unaltered.	Active-High/Low
10 - 13 15 - 18	F ₀ - 7	Logic/Diagnostic Outputs: Eight device outputs which normally reflect the contents of Output Register bits Q ₀ - 7, when enabled. When I ₀ is held at +10V, F ₀ - 5 = (P ₀ - 5), and F _{6,7} = Logic "1".	Active-High
19	PR/ÖE	Preset or Output Enable Input: A user programmable function: Preset: Provides an asynchronous preset to logic "1" of all State and Output Register bits. Preset overrides Clock, and when held High, clocking is inhibited and F₀ - 7 are High. Normal clocking resumes with the first full clock pulse following a High-to-Low clock transition, after Preset goes Low. Output Enable: Provides an Output Enable function to all output buffers F₀ - 7 from the Output Register.	Active-High (H) Active-Low (L)

ABSOLUTE MAXIMUM RATINGS¹

SYMBOL	PARAMETER	RATING		UNIT
		Min	Max	
V _{CC}	Supply voltage		+7	V _{DC}
V _I	Input voltage		+10.0	V _{DC}
V _O	Output voltage		+5.5	V _{DC}
I _{IK}	Input currents	-30	+30	mA
I _O	Output currents		+100	mA
T _A	Operating temperature range	-55	+125	°C
T _{STG}	Storage temperature range	-65	+150	°C

7110826 0085808 11T

May 13, 1987

1020

Field-programmable logic sequencer (16x48x8)

82S105 (PLS105)

DC ELECTRICAL CHARACTERISTICS $-55^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$, $4.5\text{V} \leq V_{CC} \leq 5.5\text{V}$

SYMBOL	PARAMETER ³	TEST CONDITIONS ³	LIMITS ³			UNIT
			Min	Typ ²	Max	
Input Voltage						
V _{IH}	High	V _{CC} = 5.5V	2			V
V _{IL}	Low	V _{CC} = 4.5V			0.8	V
V _{IK}	Clamp ⁴	V _{CC} = Min, I _{IK} = -18mA		-0.8	-1.2	V
Output Voltage						
V _{OH}	High ⁵	V _{CC} = 4.5V				V
V _{OL}	Low ⁶	I _{OH} = -2mA	2.4			V
		I _{OL} = 9.6mA		0.35	0.5	V
Input Current						
I _{IH}	High	V _{CC} = 5.5V				μA
I _{IL}	Low	V _I = 5.5V		<1	50	μA
I _{IL}	Low (CK input)	V _I = 0.45V		-10	-150	μA
		V _I = 0.45V		-50	-350	μA
Output Current						
I _{O(OFF)}	Hi-Z state ⁷	V _{CC} = 5.5V				μA
		V _O = 5.5V		1	60	μA
I _{OS}	Short circuit ^{4, 8}	V _O = 0.45V		-1	-60	μA
I _{CC}	V _{CC} supply current ⁹	V _O = 0V	-15		-85	mA
		V _{CC} = 5.5V		120	185	mA
Capacitance ^{7, 10}						
C _{IN}	Input	V _{CC} = 5.0V				pF
C _{OUT}	Output	V _I = 2.0V		8	13	pF
		V _O = 2.0V		10	15	pF

7110826 0085809 056

May 13, 1987

1021

Field-programmable logic sequencer (16x48x8)

82S105 (PLS105)

AC ELECTRICAL CHARACTERISTICS $-55^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$, $4.5\text{V} \leq V_{CC} \leq 5.5\text{V}$

AC ELECTRICAL CHARACTERISTICS -55°C ≤ TA ≤ +125°C, 4.5V ≤ VCC ≤ 5.5V

SYMBOL	PARAMETER	TO	FROM	LIMITS			UNIT
				Min	Typ ¹¹	Max	
Pulse Width							
tCKH	Clock ¹² High	CK-	CK+	40	15		ns
tCKL	Clock Low	CK+	CK-	40	15		ns
tCKP1	Period (w/o C-array)	CK+	CK+	95	40		ns
tCKP2	Period (w/C-array) ¹⁰	CK+	CK+	135	60		ns
tPRH	Preset pulse	PR+	PR-	40	15		ns
Setup Time							
tIS1	Input	CK+	Input±	60			ns
tIS2	Input (through Complement array) ¹³	CK+	Input±	100			ns
tVS	Power-on preset ¹³	CK-	VCC+	5	-10		ns
tPRS	Preset ¹⁰	CK-	PR-	5	-10		ns
Hold Time							
tIH	Input ¹⁰	Input±	CK+	10	-10		ns
Propagation Delay							
tCKO	Clock	Output±	CK+		15	35	ns
tOE	Output Enable ¹³	Output-	OE-		20	40	ns
tOD	Output Disable ¹³	Output+	OE+		20	40	ns
tPR	Preset	Output+	PR+		18	45	ns
tPPR	Power-on preset ¹⁰	Output+	VCC+		0	20	ns
Frequency of Operation							
fMAX	w/o C-array					10.5	MHz
fMAX ^C	w/C-array ¹⁰					8.3	MHz

NOTES:

- Stresses above those listed under "Absolute Maximum Ratings" may cause malfunction or permanent damage to the device. This is a stress rating only. Functional operation at these or any other conditions above those indicated in the operational and programming specification of the device is not implied.
- All typical values are at $V_{CC} = 5\text{V}$, $T_A = +25^{\circ}\text{C}$.
- All voltage values are with respect to network ground terminal.
- Test one at a time.
- Measured with V_{IL} applied to OE and a logic High stored, or with V_{IH} applied to PR.
- Measured with a programmed logic condition for which the output is at a Low logic level, and V_{IL} applied to PR/OE. Output sink current is supplied through a resistor to V_{CC} .
- Measured with V_{IH} applied to PR/OE.
- Duration of short circuit should not exceed 1 second.
- I_{CC} is measured with the PR/OE input grounded, the outputs open.
- Guaranteed, but not tested.
- All typical values are at $V_{CC} = 5\text{V}$, $T_A = +25^{\circ}\text{C}$.
- To prevent spurious clocking, clock rise time (10% - 90%) $\leq 30\text{ns}$.
- Not testable on unprogrammed devices.

7110826 0085810 878


May 13, 1987

1022


Field-programmable logic sequencer (16x48x8)

82S105 (PLS105)


TIMING DIAGRAMS



Sequential Mode



Asynchronous Preset



Power-On Preset

May 13, 1987

1023

7110826 0085811 704

Field-programmable logic sequencer (16x48x8)


82S105 (PLS105)

TIMING DEFINITIONS

SYMBOL	PARAMETER
t_{CKH}	Width of input clock pulse.
t_{CKL}	Interval between clock pulses.
t_{CKP1}	Operating period — when not using Complement Array.
t_{IS1}	Required delay between beginning of valid input and positive transition of Clock.
t_{CKP2}	Operating period — when using Complement Array.
t_{IS2}	Required delay between beginning of valid Input and positive transition of Clock, when using optional Complement Array (two passes necessary through the AND Array).
t_{VS}	Required delay between V_{CC} (after power-on) and negative transition of Clock preceding first reliable clock pulse.
t_{PRS}	Required delay between negative transition of Asynchronous Preset and negative transition of Clock preceding first reliable clock pulse.
t_{IH}	Required delay between positive transition of Clock and end of valid Input data.
t_{CKO}	Delay between positive transition of Clock and when outputs become valid (with PR/OE Low).
t_{OE}	Delay between beginning of Output Enable Low and when Outputs become valid.
t_{OD}	Delay between beginning of Output Enable High and when Outputs are in the Off-State.
t_{PR}	Delay between positive transition of Preset and when Outputs become valid at "1".
t_{PPR}	Delay between V_{CC} (after power-on) and when Outputs become preset at "1".

SYMBOL	PARAMETER
t_{PRH}	Width of preset input pulse.
f_{MAX}	Maximum clock frequency.

LOGIC FUNCTION



VIRGIN STATE

A factory shipped virgin device contains all fusible links intact, such that:

1. PR/OE option is set to PR. Thus, all outputs will be at "1", as preset by initial power-up procedure.
2. All transition terms are disabled (0).
3. All S/R flip-flop inputs are disabled (0).
4. The device can be clocked via a Test Array pre-programmed with a standard test pattern.

NOTE: The Test Array pattern must be deleted before incorporating a user program. This is accomplished automatically by any Philips qualified programming equipment.


TRUTH TABLE

V_{CC}	OPTION		I_0	CK	S	R	$Q_{P/F}$	F
	PR	OE						
+5V	H		*	X	X	X	H	H
	L		+10V	X	X	X	Q_n	$(Q_P)_n$
	L		X	X	X	X	Q_n	$(Q_F)_n$
		H	*	X	X	X	Q_n	Hi-Z
		L	+10V	X	X	X	Q_n	$(Q_P)_n$
		L	X	X	X	X	Q_n	$(Q_F)_n$
		L	X	↑	L	L	Q_n	$(Q_F)_n$
		L	X	↑	L	H	L	L
		L	X	↑	H	L	H	H
		L	X	↑	H	H	IND.	IND.
↑	X	X	X	X	X	X	H	
NOTES:								
1 Positive Logic $S/R = T_0 + T_1 + T_2 + \dots + T_{47}$ $T_n = C(I_0 I_1 I_2 \dots) (P_0 P_1 \dots P_5)$								
2 Either Preset (Active-High) or Output Enable (active-Low) are available, but not both. The desired function is a user programmable option								
3 T denotes transition from Low to High level								
4 R = S = High is an illegal input condition								
5 * = H/L/+10V								
6 X = Don't Care ($\leq 5V$)								


Field-programmable logic sequencer (16x48x8)

82S105 (PLS105)

TEST LOAD CIRCUITS



VOLTAGE WAVEFORMS



INPUT PULSE CHARACTERISTICS

V_M	Rep. Rate	Pulse Width	t_{TLH}	t_{THL}
1.5V	1MHz	500ns	$\leq 5ns$	$\leq 5ns$

LOGIC PROGRAMMING


The FPLS can be programmed by means of Logic programming equipment.

With Logic programming, the AND/OR gate input connections necessary to implement the desired logic function are coded directly

from the State Diagram using the Program Table on the following page.

In this table, the logic state or action of control variables C, I, P, N and F, associated with each Transition Term T_n is assigned a symbol which results in the proper fusing pattern of corresponding link pairs, defined as follows:


PRESET/OE OPTION - (P/E)



PROGRAMMING THE 82S105:

The 82S105 has a power-up preset feature. This feature insures that the device will power-up in a known state with all register elements (State and Output Register) at logic High (H). When programming the device it is important to realize this is the initial state of the device. You *must* provide a next state jump if you do not wish to use all Highs (H) as the present state.


"AND" ARRAY - (I), (P)




Field-programmable logic sequencer (16x48x8)

82S105 (PLS105)

"OR" ARRAY - (N), (F)



"COMPLEMENT" ARRAY - (C)



NOTES:

14. This is the initial unprogrammed state of all link pairs. It is normally associated with all unused (inactive) AND gates T_n .

15. Any gate T_n will be unconditionally inhibited if any one of its I or P link pairs are left intact.

16. To prevent simultaneous Set and Reset flip-flop commands, this state is not allowed for N and F link pairs coupled to active gates T_n (see flip-flop truth tables).

17. To prevent oscillations, this state is not allowed for C link pairs coupled to active gates T_n .

7110826 0085814 413 ■

May 13, 1987

1026

Field-programmable logic sequencer (16x48x8)

82S105 (PLS105)

FPLS PROGRAM TABLE

PROGRAM TABLE ENTRIES

CUSTOMER NAME _____ PURCHASE ORDER # _____ Philips DEVICE # _____ CF (XXXX) _____ CUSTOMER SYMBOLIZED PART # _____ TOTAL NUMBER OF PARTS _____ PROGRAM TABLE _____ REV _____ DATE _____		AND INACTIVE 0 GENERATE A PROPAGATE — TRANSPARENT — INACTIVE 0 I, P H I, P L DON'T CARE —		OR INACTIVE 0 SET H RESET L NO CHANGE — OPTION PRESET H OE L	C_n I_m, P_s	N_s, F_r P/E
---	--	--	--	---	---	---

TERM	AND																PRESENT STATE (P _s)	REMARKS	OPTION (P/E) OR															
	C _n	INPUT (I _m)																	NEXT STATE (N _s)				OUTPUT (F _r)											
		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	5	4	3	2	1	0	7	6	5	4	3	2	1	0			
0																																		
1																																		
2																																		
3																																		
4																																		
5																																		
6																																		
7																																		
8																																		
9																																		
10																																		
11																																		
12																																		
13																																		
14																																		
15																																		
16																																		
17																																		
18																																		
19																																		
20																																		
21																																		
22																																		
23																																		
24																																		
25																																		
26																																		
27																																		
28																																		
29																																		
30																																		
31																																		
32																																		
33																																		
34																																		
35																																		
36																																		
37																																		
38																																		
39																																		
40																																		
41																																		
42																																		
43																																		
44																																		
45																																		
46																																		
47																																		

PIN NO.	20	21	22	23	24	25	26	27	2	3	4	5	6	7	8	9	10	11	12	13	15	16	17	18
VARIABLE NAME																								

May 13, 1987

1027

7110826 0085815 35T

Field-programmable logic sequencer (16x48x8)


82S105 (PLS105)

TEST ARRAY


The FPLS may be subjected to AC and DC parametric tests prior to programming via an on-chip test array.

The array consists of test transition terms 48 and 49, factory programmed as shown below.

Testing is accomplished by clocking the FPLS and applying the proper input sequence to I_{0-7} as shown in the test circuit timing diagram.



State Diagram




FPLS Under Test

TEST ARRAY PROGRAM

T E R M	C	AND																OR																							
		INPUT (Im)																PRESENT STATE (Pa)								NEXT STATE (Ns)								OUTPUT (Fr)							
		1	1	1	1	1	1	1	0	9	8	7	6	5	4	3	2	1	0	5	4	3	2	1	0	5	4	3	2	1	0	7	6	5	4	3	2	1	0		
48	A	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H		
49		L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L		

Test Array Program

Both terms 48 and 49 must be deleted during user programming to avoid interfering with the desired logic function. This is accomplished automatically by any Signetic's qualified programming equipment.



Test Circuit Timing Diagram

TEST ARRAY DELETED

T E R M		AND																				OR																
		C	INPUT (I _m)																PRESENT STATE (P _a)				NEXT STATE (N _a)								OUTPUT (F _r)							
			1	1	1	1	1	1	0	9	8	7	6	5	4	3	2	1	0	5	4	3	2	1	0	5	4	3	2	1	0	7	6	5	4	3	2	1
48	-	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H
49	-	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L

Test Array Deleted

7110826 0085816 296

May 13, 1987

1028