

Am27C1024

1 Megabit (65,536 x 16-Bit) CMOS EPROM

Advanced Micro **Devices**

DISTINCTIVE CHARACTERISTICS

- High Speed Flashrite™ programming
- Fast access time 100 ns
- Low power consumption:
 - 100 µA maximum standby current
- Programming voltage: 12.75 V
- Single +5-V power supply

- JEDEC-approved 40-pin DIP and 44 pad LCC
- ±10% power supply tolerance available
- Latch-up protected to 100 mA from -1 V to Vcc + 1 V

GENERAL DESCRIPTION


The Am27C1024 is a 1 megabit, ultraviolet erasable programmable read-only memory. It is organized as 64K words by 16 bits per word, operates from a single +5-V supply, has a static standby mode, and features fast single address location programming. The x16 organization makes the Am27C1024 ideal for use in 16-bit microprocessor systems. Products are available in windowed ceramic DIP and LCC packages, as well as plastic one-time programmable (OTP) packages.

Any byte can be accessed in less than 100 ns, allowing operation with high-performance microprocessors with reduced WAIT states. The Am27C1024 offers separate Output Enable (\overline{OE}) and Chip Enable (\overline{CE}) controls, thus eliminating bus contention in a multiple bus microprocessor system.

AMD's CMOS process technology provides high speed, low power, and high noise immunity. Typical power consumption is only 125 mW in active mode, and 350 µW in standby mode.

All signals are TTL levels, including programming signals. Bit locations may be programmed singly, in blocks, or at random. The Am27C1024 supports AMD's Flashrite programming algorithm (100 µs pulses) resulting in typical programming times of less than 20 seconds.

BLOCK DIAGRAM



06780-001E

PRODUCT SELECTOR GUIDE

Family Part No.		· #	m27C1024	Į.	
Ordering Part No:					
±5% Vcc Tolerance	-105	-125			-255
±10% Vcc Tolerance		-120	-150	-200	-250
Max. Access Time (ns)	100	120	150	200	250
CE (E) Access (ns)	100	120	150	200	250
OE (G) Access (ns)	50	50	65	75	100

Publication# 06780 Amendment/0 issue Date: March 1991


CONNECTION DIAGRAMS

Top View

DIPs

.

LCC*




48E D

*Also available in a 44-Pin Plastic Leaded Chip Carrier.

Notes:

- 1. JEDEC nomenclature is in parenthesis.
- 2. Don't use (DU) for PLCC.

LOGIC SYMBOL



PIN DESCRIPTION

A0-A15 Vcc Address Inputs Vcc Supply Voltage CE (E) Vpp Chip Enable Input Program Supply Voltage DQ₀-DQ₁₅ GND Data Input/Outputs Ground OE (G) NC Output Enable Input No Internal Connect PGM (P) DU

Program Enable Input

No External Connect

ORDERING INFORMATION **Standard Products**


T-46-13-29

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:

a. Device Number

b. Speed Option
c. Package Type

- Temperature Range Optional Processing



Valid Combinations					
AM27C1024-105	DC, DCB, DI, DIB,				
AM27C1024-125	LC, LCB, LI, LIB				
AM27C1024-120	DC, DCB, DI,				
AM27C1024-150	DIB, DE, DEB,				
AM27C1024-200	127C1024-200 LCB, LIB, LE,				
AM27C1024-255	LEB, LC, LI				

Valid Combinations


Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check on newly released combinations.

ORDERING INFORMATION **OTP Products**

T-46-13-29

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:

a. Device Number
b. Speed Option
c. Package Type
d. Temperature Range
e. Optional Processing



Valid Combinations					
AM27C1024-200	TO IO DI II				
AM27C1024-255	PC, JC, PI, JI				


Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check on newly released combinations.

MILITARY ORDERING INFORMATION APL Products

T-46-13-29

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. The order number (Valid Combination) is formed by a combination of: **a.** Device Number **b.** Speed Option **c.** Device Class **d.** Package Type **e.** Lead Finish



Valid Combinations						
AM27C1024-120						
AM27C1024-150	/BQA, /BUA					
AM27C1024-200	/BUA, /BUA					
AM27C1024-250						

For other Surface Mount Package options, contact NVD Military Marketing.

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, or to check on newly released combinations.

Group A Tests

Group A tests consist of Subgroups 1, 2, 3, 7, 8, 9, 10, 11.

FUNCTIONAL DESCRIPTION

Erasing the Am27C1024

In order to clear all locations of their programmed contents, it is necessary to expose the Am27C1024 to an ultraviolet light source. A dosage of 15 W seconds/cm2 is required to completely erase an Am27C1024. This dosage can be obtained by exposure to an ultraviolet lamp --- wavelength of 2537 Angstroms (Å) --- with intensity of 12,000 µW/cm² for 15 to 20 minutes. The Am27C1024 should be directly under and about one inch from the source and all filters should be removed from the UV light source prior to erasure.

It is important to note that the Am27C1024, and similar devices, will erase with light sources having wavelengths shorter than 4000 Å. Although erasure times will be much longer than with UV sources at 2537Å, nevertheless the exposure to fluorescent light and sunlight will eventually erase the Am27C1024 and exposure to them should be prevented to realize maximum system reliability. If used in such an environment, the package window should be covered by an opaque label or substance.

Programming the Am27C1024

Upon delivery, or after each erasure, the Am27C1024 has all 1,048,576 bits in the "ONE", or HIGH state. "ZE-ROs" are loaded into the Am27C1024 through the procedure of programming.

The programming mode is entered when $12.75 \pm 0.25 \text{ V}$ is applied to the VPP pin, and CE and PGM are at VIL.

For programming, the data to be programmed is applied 16 bits in parallel to the data pins.

The Flashrite programming algorithm (shown in Figure 1) reduces programming time by using initial 100 us pulses followed by a byte verification to determine whether the byte has been successfully programmed. If the data does not verify, an additional pulse is applied for a maximum of 25 pulses. This process is repeated while sequencing through each address of the EPROM.

The Flashrite programming algorithm programs and verifies at Vcc = 6.25 V and Vpp = 12.75 V. After the final address is completed, all bytes are compared to the original data with Vcc = Vpp = 5.25 V.

Program Inhibit

Programming of multiple Am27C1024s in parallel with different data is also easily accomplished. Except for CE, all like inputs of the parallel Am27C1024 may be common. A TTL low-level program pulse applied to an Am27C1024 \overline{CE} input with $V_{PP} = 12.75 \pm .25 \text{ V}$ and \overline{PGM} LOW will program that Am27C1024. A high-level CE input inhibits the other Am27C1024s from being programmed.

Program Verify

A verify should be performed on the programmed bits to determine that they were correctly programmed. The

verify should be performed with OE and CE, at VIL, PGM at V_{IH}, and V_{PP} between 12.75 V \pm .25 V.

Auto Select Mode

The auto select mode allows the reading out of a binary code from an EPROM that will identify its manufacturer and type. This mode is intended for use by programming equipment for the purpose of automatically matching the device to be programmed with its corresponding programming algorithm. This mode is functional in the 25°C ± 5°C ambient temperature range that is required when programming the Am27C1024.

To activate this mode, the programming equipment must force 12.0 ± 0.5 V on address line A9 of the Am27C1024. Two identifier bytes may then be sequenced from the device outputs by toggling address line Ao from VIL to VIH. All other address lines must be held at VIL during auto select mode.

Byte 0 ($A_0 = V_{IL}$) represents the manufacturer code, and Byte 1 (Ao = VIH), the device identifier code. For the Am27C1024, these two identifier bytes are given in the Mode Select table. All identifiers for manufacturer and device codes will possess odd parity, with the MSB (DQ7) defined as the parity bit.

Read Mode

The Am27C1024 has two control functions, both of which must be logically satisfied in order to obtain data at the outputs. Chip Enable (CE) is the power control and should be used for device selection. Output Enable (OE) is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that addresses are stable, address access time (tacc) is equal to the delay from \overline{CE} to output (tce). Data is available at the outputs to after the falling edge of OE, assuming that CE has been LOW and addresses have been stable for at least tace - toE.

Standby Mode

The Am27C1024 has a CMOS standby mode which reduces the maximum Vcc current to 100 µA. It is placed in CMOS-standby when \overline{CE} is at $V_{CC} \pm 0.3$ V. The Am27C1024 also has a TTL-standby mode which reduce the maximum Vcc current to 1.0 mA. It is placed in TTL-standby when \overline{CE} is at V_{H} . When in standby mode, the outputs are in a high-impedance state, independent of the OE input.

Output OR-Tieing

To accommodate multiple memory connections, a twoline control function is provided to allow for:

- Low memory power dissipation, and
- 2. Assurance that output bus contention will not occur.

It is recommended that \overline{CE} be decoded and used as the primary device-selecting function, while OE be made a common connection to all devices in the array and connected to the READ line from the system control bus. This assures that all deselected memory devices are in their low-power standby mode and that the output pins are only active when data is desired from a particular memory device.

System Applications

During the switch between active and standby conditions, transient current peaks are produced on the rising and falling edges of Chip Enable. The magnitude of these transient current peaks is dependent on the output capacitance loading of the device. At a minimum, a 0.1-µF ceramic capacitor (high frequency, low inherent inductance) should be used on each device between Vcc and GND to minimize transient effects, in addition. to overcome the voltage drop caused by the inductive effects of the printed circuit board traces on EPROM arrays, a 4.7-µF bulk electrolytic capacitor should be used between Vcc and GND for each eight devices. The location of the capacitor should be close to where the power supply is connected to the array.

T-46-13-29

Mode Select Table

Mode	Pins	CE	ŌĒ	PGM	Ao	A ₉	Vpp	Outputs
Read		VIL	VIL	ViH	Х	X	Vcc	Dour
Output Disable		ViL	VIH	ViH	Х	Х	Vcc	High Z
Standby (TTL	_)	ViH	Х	Х	Х	Х	Vcc	High Z
Standby (CM	OS)	Vcc ± 0.3 V	Х	Х	Х	Х	Vcc	High Z
Program		VIL	Х	VIL	Х	Х	Vpp	Din
Program Veri	fy	V _{IL}	VIL	ViH	Х	Х	Vpp	Dour
Program Inhibit		ViH	Х	Х	Х	Х	Vpp	High Z
Auto Select (Note 3)	Manufacturer Code	VIL	VIL	ViH	VIL	VH	Vcc	01H
	Device Code	VIL	VIL	ViH	ViH	VH	Vcc	8CH

Notes:

- 1. X can be either VIL or VIH
- 2. $V_H = 12.0 V \pm 0.5 V$
- 3. $A_1 A_8 = A_{10} A_{15} = V_{IL}$
- 4. See DC Programming Characteristics for Vpp voltage during programming.

ABSOLUTE MAXIMUM RATINGS

Storage Temperature: **OTP Products** -65 to +125°C All Other Products -65 to +150°C Ambient Temperature -55 to +125°C with Power Applied Voltage with Respect to Ground: All pins except A₉, V_{PP}, and Vcc (Note 1) -0.6 to Vcc +0.6 V As and Vpp (Note 2) -0.6 to 13.5 V Vcc ~0.6 to 7.0 V

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

Notes:

- 1. During transitions, the input may overshoot GND to -2.0 V for periods of up to 20 ns. Maximum DC voltage on input and I/O may overshoot to Vcc + 2.0 V for periods up to 20 ns.
- 2. During transitions, A9 and VPP may overshoot GND to -2.0 V for periods of up to 20 ns. As and Vpp must not exceed 13.5 V for any period of time.

OPERATING	RANGES
------------------	--------

Commercial (C) Devices

Case Temperature (Tc) 0 to +70°C

Industrial (i) Devices

Case Temperature (Tc) -40 to +85°C

Extended Commercial (E) Devices

Case Temperature (Tc) -55 to +125°C

Military (M) Devices

Case Temperature (Tc) -55 to +125°C

Supply Read Voltages:

Vcc/Vpp for Am27C1024-XX5 +4.75 to +5.25 V Vcc/Vpp for Am27C1024-XX0 +4.50 to +5.50 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over operating ranges unless otherwise specified (Notes 1, 4, 5 & 8)

lotes 1,	4, 5 & 8)				T-46-1	3-2
arameter Symbol	Parameter Description	Test Conditions		Min.	Max.	Uni
TL and N	MOS Inputs					
Vон	Output HIGH Voltage	юн = -400 μΑ		2.4		٧
Vol	Output LOW Voltage	loL = 2.1 mA			0.45	٧
ViH	Input HIGH Voltage			2.0	Vcc + 0.5	٧
VIL	Input LOW Voltage			-0.5	+0.8	٧
lu	Input Load Current	Vin = 0 V to Vcc	C/I Devices		1.0	μΑ
	·		E/M Devices		5.0	μ
llo	Output Leakage Current Vout = 0 V to Vcc		C/I Devices		10	
			E/M Devices		10	μ
lcc1	Vcc Active Current (Note 5)	CE = V _{IL} , f = 5 MHz,	C/I Devices		50	m/
		louτ = 0 mA (Open Outputs)	E/M Devices		60	
lcc2	Vcc Standby Current	CE = V _{IH} ,	C/I Devices		1.0	mA
·			E/M Devices		1.5	111/
IPP1	VPP Supply Current (Read)	CE = OE = VIL, VPF	· = Vcc		100	μ/
MOS Inpu	ıts					
Vон	Output HIGH Voltage	Іон = -400 μΑ		2.4		٧
Vol	Output LOW Voltage	lo. = 2.1 mA			0.45	
ViH	Input HIGH Voltage			Vcc - 0.3	Vcc + 0.3	>
ViL	Input LOW Voltage			-0.5	+0.8	\ V
lu	Input Load Current	VIN = 0 V to Vcc	C/I Devices		1.0	
			E/M Devices		5.0	μ/
ILO	Output Leakage Current	Vour = 0 V to Vcc	C/I Devices		10	
			E/M Devices		10	μ
Icc1 Vcc Active Current (Note 5)		CE = V _{IL} , f = 5 MHz,	C/I Devices		50	
	•	louт = 0 mA (Open Outputs)	E/M Devices		60	m
lcc2	Vcc Standby Current	$\overline{CE} = Vcc \pm 0.3 V$	C/I Devices		100	΄ μ/
			E/M Devices		100	
IPP1	VPP Supply Current (Read) (Note 6)	CE = OE = V _{IL} , V _{PP} = V _{CC}			100	μ/

CAPACITANCE (Notes 2, 3, & 7)

T-46-13-29

Parameter			CD	CLV044			
Symbol	Parameter Description	Test Conditions	Тур.	Max.	Тур.	Max.	Unit
CIN1	Address Input Capacitance	VIN = 0 V	6	10	6	9	pF
CIN2	OE Input Capacitance	VIN = 0 V	10	12	7	9	pF
C _{IN3}	CE & PGM Input Capacitance	VIN = 0 V	10	12	7	9	рF
Соит	Output Capacitance	Vout = 0 V	8	14	6	9	pF

Notes:


- 1. Vcc must be applied simultaneously or before Vpp, and removed simultaneously or after Vpp.
- 2. Typical values are for nominal supply voltages.
- 3. This parameter is only sampled and not 100% tested.
- 4. Caution: The Am27C1024 must not be removed from, or inserted into, a socket or board when VPP or Vcc is applied.
- 5. Icc1 is tested with $\overline{OE} = V_{IH}$ to simulate open outputs.
- 6. Maximum active power usage is the sum of Icc and Ipp.
- 7. $T_A = 25^{\circ}C$, f = 1 MHz.
- 8. Minimum DC input voltage is -0.5 V. During transitions, the inputs may overshoot to -2.0 V for periods less than 20 ns. Maximum DC voltage on output pins is Vcc + 0.5 V which may overshoot to Vcc + 2.0 V for periods less than 20 ns.

SWITCHING CHARACTERISTICS over operating ranges unless otherwise specified (Notes 1. 3. & 4)

							Am2	7C1024		
JEDEC	Standard	Parameter Description			-105	-120, -125	-150	-200	-255, -250	Unit
tavov	tacc	Address to	7F 7F V	Min.	•					
		Output Delay	CE = OE = VIL	Max.	100	120	150	200	250	ns
telav	tce	Chip Enable	ŌĒ = VIL	Min.						ns
		to Output Delay		Мах.	100	120	150	200	250	
tglqv	tQE	Output Enable to	CE = VIL	Min.						
		Output Delay	OE = VIL	Max.	50	50	65	75	100	ns
tehoz,	tDF	Output Enable		Min.	0	0	0	0	0	ns
tghqz		HIGH to Output Float (Note 2)		Max.	40	- 50	55	60	60	115
taxox toH Output Hold from		Min.	0	0	0	0	0			
		Addresses, CE, or OE, whichever occurred first		Max.						ns


Notes:

- 1. Vcc must be applied simultaneously or before Vpp, and removed simultaneously or after Vpp.
- 2. This parameter is only sampled and not 100% tested.
- 3. Caution: The Am27C1024 must not be removed from, or inserted into, a socket or board when VPP or Vcc is applied.
- 4. Output Load: 1 TTL gate and CL = 100 pF, Input Rise and Fall Times: 20 ns, Input Pulse Levels: 0.45 to 2.4 V, Timing Measurement Reference Level-Inputs: 0.8 V and 2 V, Outputs: 0.8 V and 2 V.



AC Testing: Input are driven at 2.4 V for a Logic "1" and 0.45 for a Logic "0". Input pulse rise and fall times are ≤ 20 ns.

SWITCHING TEST CIRCUIT




C_L = 100 pF including jig capacitance

WAVEFORM	INPUTS	OUTPUTS
	Must Be Steady	Will Be Steady
	May Change from H to L	Will Be Changing from H to L
	May Change from L to H	Will Be Changing from L to H
	Don't Care, Any Change Permitted	Changing, State Unknown
>>	Does Not Apply	Center Line is High Impedance "Off" State

KS000010

SWITCHING WAVEFORM



Notes:

06780-007E

- 1. \overrightarrow{OE} (\overrightarrow{G}) may be delayed up to tACC-TOE after the falling edge of \overrightarrow{CE} (\overrightarrow{E}) without impact on tACC.
- 2. top is specified from $\overline{\text{OE}}$ or $\overline{\text{CE}},$ whichever occurs first.

Read Cycle




Figure 1. Flashrite Programming Flow Chart

DC PROGRAMMING CHARACTERISTICS (T_A = +25°C ±5°C) (Notes 1, 2, & 3) T-46-13-29

Parameter Symbol	Parameter Description	Test Conditions	Min.	Max.	Unit
lu ·	Input Current (All Inputs)	VIN = VIL OF VIH		10.0	μΑ
VIL	Input LOW Level (All Inputs)		-0.3	0.8	٧
ViH	Input HIGH Level		2.0	Vcc + 0.5	٧
Vol	Output LOW Voltage During Verify	loL = 2.1 mA		0.45	٧
Voн	Output HIGH Voltage During Verify	Іон =400 μΑ	2.4		٧
VH	A ₉ Auto Select Voltage		11.5	12.5	V
lcc3	Vcc Supply Current (Program & Verify)			50	mA
IPP2	VPP Supply Current (Program)	CE = VIL, OE = VIH		50	mA
Vcc	Flashrite Supply Voltage		6.00	6.50	>
Vpp	Flashrite Programming Voltage		12.5	13.0	٧

SWITCHING PROGRAMMING CHARACTERISTICS (T_A = +25°C ±5°C) (Notes 1, 2, & 3)


Parameter Symbols					
JEDEC	Standard	Parameter Description	Min.	Max.	Unit
tavel	tas	Address Setup Time	2		μѕ
tdzgl	toes	OE Setup Time	2		μs
tovel	tos	Data Setup Time	2		μs
t GHAX	t ah	Address Hold Time	0		μs
tehox	ton	Data Hold Time	2		μs
tgнqz	tosp	Output Enable to Output Float Delay	0	130	ns
tvps	tvps	V _{PP} Setup Time	2		μs
teleh	tew	PGM Program Pulse Width	95	105	μs
tvcs	tvcs	Vcc Setup Time	2		μs
T ELPL	tces	CE Setup Time	2		μs
tglav	to _E	Data Valid from OE		150	ns

Notes:

- 1. Vcc must be applied simultaneously or before Vpp, and removed simultaneously or after Vpp.
- 2. When programming the Am27C1024, a 0.1- μ F capacitor is required across VPP and ground to suppress spurious voltage transients which may damage the device.
- 3. Programming characteristics are sampled but not 100% tested at worst-case conditions.

PROGRAMMING ALGORITHM WAVEFORM (Notes 1 & 2)

T-46-13-29



Notes:

06780-009E

- 1. The input timing reference level is 0.8 for VIL and 2 V for VIH.
- 2. toe and topp are characteristics of the device, but must be accommodated by the programmer.