T-46-13-29

T-46-13-25

Am27C1024

Final

1 Megabit (65,536 x 16-Bit) CMOS EPROM

Advanced Micro Devices

DISTINCTIVE CHARACTERISTICS

- High Speed Flashrite™ programming
- Fast access time 90 ns
- Low power consumption:
 - 100 μA maximum standby current
- Programming voltage: 12.75 V

- Single +5-V power supply
- JEDEC-approved 40-pin DIP and 44-pad LCC pinouts
- ±10% power supply tolerance available
- Latch-up protected to 100 mA from -1 V to Vcc + 1 V

GENERAL DESCRIPTION


The Am27C1024 is a 1 megabit, ultraviolet erasable programmable read-only memory. It is organized as 64K words by 16 bits per word, operates from a single +5-V supply, has a static standby mode, and features fast single address location programming. The x16 organization makes the Am27C1024 ideal for use in 16-bit microprocessor systems. Products are available in windowed ceramic DIP and LCC packages, as well as plastic one-time programmable (OTP) packages.

Any byte can be accessed in less than 90 ns, allowing operation with high-performance microprocessors with reduced WAIT states. The Am27C1024 offers separate Output Enable (OE) and Chip Enable (CE) controls, thus eliminating bus contention in a multiple bus microprocessor system.

AMD's CMOS process technology provides high speed, low power, and high noise immunity. Typical power consumption is only 125 mW in active mode, and 350 μW in standby mode.

All signals are TTL levels, including programming signals. Bit locations may be programmed singly, in blocks, or at random. The Am27C1024 supports AMD's Flashrite programming algorithm (100 µs pulses) resulting in typical programming times of less than 20 seconds.

BLOCK DIAGRAM



06780-001E


PRODUCT SELECTOR GUIDE

Family Part No.		Am27C1024								
Ordering Part No:					l					
±5% V _{CC} Tolerance	- 95	-105	-125	-155	-175	-205	-255	-305		
±10% V _{CC} Tolerance		-100	-120	-150	-170	-200	-250	-300		
Max. Access Time (ns)	90	100	120	150	170	200	250	300		
CE (E) Access (ns)	90	100	120	150	170	200	250	300		
OE (G) Access (ns)	40	50	50	65	65	75	100	120		

Flashrite is a trademark of Advanced Micro Devices, Inc.

Publication # 06780 Amendment /0 Issue Date: April 1990





*Also available in a 44-Pin Plastic Leaded Chip Carrier. Notes: 1. JEDEC nomenclature is in parenthesis 2. Don't use (DU) for PLCC


₽ E AMD4

06780-004E

Pin Designations

A0-A15	Address Inputs	Vcc	Vcc Supply Voltage
CE (Ē)	Chip Enable Input	Vpp	Program Supply Voltage
DQ ₀ -DQ ₁₅	Data Input/Outputs	GND	Ground
OE (G)	Output Enable Input	NC	No Internal Connect
PGM (P)	Program Enable Input	טם	No External Connect

LOGIC SYMBOL



ORDERING INFORMATION **Standard Products**

T-46-13-29

T-46-13-25

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:

a. Device Number


a. Device Number

b. Speed Option (if applicable)

c. Package Type

d. Temperature Range

e. Optional Processing



Valid Combinations							
AM27C1024-95	DC, DCB						
AM27C1024-100							
AM27C1024-105							
AM27C1024-120	DO DOD DI						
AM27C1024-125	DC, DCB, DI, DIB, LC, LCB,						
AM27C1024-150	Li, LiB						
AM27C1024-155							
AM27C1024-175							
AM27C1024-205							
AM27C1024-255							
AM27C1024-305							
AM27C1024-120	DC DCB DI						
AM27C1024-150	DC, DCB, DI, DIB, DE, DEB,						
AM27C1024-170	LCB, LIB, LE,						
AM27C1024-200	LEB, LC, LI						
AM27C1024-250							
AM27C1024-300							

Valid Combinations


Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.

T-46-13-29

ORDERING INFORMATION (Cont'd.) OTP Products (Preliminary)

T-46-13-25

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is a. Device Number b. Speed Option (if applicable) c. Package Type d. Temperature Range e. Optional Processing



Valid Comb	inations	
AM27C1024-150		
AM27C1024-170		
AM27C1024-175		
AM27C1024-200		
AM27C1024-205	PC, JC	
AM27C1024-250		
AM27C1024-255		
AM27C1024-300		
AM27C1024-305		•

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.

MILITARY ORDERING INFORMATION APL Products

T-46-13-29

T-46-13-25

AMD products for Aerospace and Defense applications are available in several packages and operating ranges.

APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. The order number (Valid Combination) is formed by a combination of:


a. Device Number

b. Speed Option (If applicable)

c. Package Type

d. Temperature Range

e. Lead Finish



Valid Combinations								
AM27C1024-120								
AM27C1024-150								
AM27C1024-170								
AM27C1024-200	/BQA, /BUA							
AM27C1024-250								
AM27C1024-300								
AM27C1024-350								

For other Surface Mount Package options, contact NVD Military Marketing.

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, or to check on newly released combinations.

Group A Tests

Group A tests consist of Subgroups 1, 2, 3, 7, 8, 9, 10, 11.

FUNCTIONAL DESCRIPTION

Erasing the Am27C1024

In order to clear all locations of their programmed contents, it is necessary to expose the Am27C1024 to an ultraviolet light source. A dosage of 15 W seconds/cm² is required to completely erase an Am27C1024. This dosage can be obtained by exposure to an ultraviolet lamp—wavelength of 2537 Angstroms (Å)—with intensity of 12,000 $\mu\text{W/cm}^2$ for 15 to 20 minutes. The Am27C1024 should be directly under and about one inch from the source and all filters should be removed from the UV light source prior to erasure.

33E D

It is important to note that the Am27C1024, and similar devices, will erase with light sources having wavelengths shorter than 4000 Å. Although erasure times will be much longer than with UV sources at 2537Å, nevertheless the exposure to fluorescent light and sunlight will eventually erase the Am27C1024 and exposure to them should be prevented to realize maximum system reliability. If used in such an environment, the package window should be covered by an opaque label or substance.

Programming the Am27C1024

Upon delivery, or after each erasure, the Am27C1024 has all 1,048,576 bits in the "ONE", or HIGH state. "ZE-ROs" are loaded into the Am27C1024 through the procedure of programming.

The programming mode is entered when 12.75 \pm 0.25 V is applied to the V_{PP} pin, and \overline{CE} and \overline{PGM} are at V_{IL} .

For programming, the data to be programmed is applied 16 bits in parallel to the data pins.

The Flashrite programming algorithm (shown in Figure 1) reduces programming time by using initial 100 μ s pulses followed by a byte verification to determine whether the byte has been successfully programmed. If the data does not verify, an additional pulse is applied for a maximum of 25 pulses. This process is repeated while sequencing through each address of the EPROM.

The Flashrite programming algorithm programs and verifies at $V_{CC} = 6.25 \text{ V}$ and $V_{PP} = 12.75 \text{ V}$. After the final address is completed, all bytes are compared to the original data with $V_{CC} = V_{PP} = 5.25 \text{ V}$.

Program Inhibit

Programming of multiple Am27C1024s in parallel with different data is also easily accomplished. Except for $\overline{\text{CE}}$, all like inputs of the parallel Am27C1024 may be common. A $\overline{\text{TTL}}$ low-level program pulse applied to an Am27C1024 $\overline{\text{CE}}$ input with V_{PP} = 12.75 \pm .25 V and $\overline{\text{PGM}}$ LOW will program that Am27C1024. A high-level $\overline{\text{CE}}$ input inhibits the other Am27C1024s from being programmed.

Program Verify

A verify should be performed on the programmed bits to determine that they were correctly programmed. The

verify should be performed with \overline{OE} and \overline{CE} , at V_{IL}, PGM at V_{IH}, and V_{PP} between 12.75 V \pm .25 V.

Auto Select Mode T-46-13-29 T-46-13-25

The auto select mode allows the reading out of a binary code from an EPROM that will identify its manufacturer and type. This mode is intended for use by programming equipment for the purpose of automatically matching the device to be programmed with its corresponding programming algorithm. This mode is functional in the $25^{\circ}\text{C} \pm 5^{\circ}\text{C}$ ambient temperature range that is required when programming the Am27C1024.

To activate this mode, the programming equipment must force 12.0 \pm 0.5 V on address line A₉ of the Am27C1024. Two identifier bytes may then be sequenced from the device outputs by toggling address line A₀ from V_{IL} to V_{IH}. All other address lines must be held at V_{IL} during auto select mode.

Byte 0 ($A_0 = V_{IL}$) represents the manufacturer code, and Byte 1 ($A_0 = V_{IH}$), the device identifier code. For the Am27C1024, these two identifier bytes are given in the Mode Select table. All identifiers for manufacturer and device codes will possess odd parity, with the MSB (DQ₇) defined as the parity bit.

Read Mode

The Am27C1024 has two control functions, both of which must be logically satisfied in order to obtain data at the outputs. Chip Enable ($\overline{\text{CE}}$) is the power control and should be used for device selection. Output Enable ($\overline{\text{OE}}$) is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that addresses are stable, address access time (tacc) is equal to the delay from $\overline{\text{OE}}$ to output (tce). Data is available at the outputs toe after the falling edge of $\overline{\text{OE}}$, assuming that $\overline{\text{CE}}$ has been LOW and addresses have been stable for at least tacc — toe.

Standby Mode

The Am27C1024 has a CMOS standby mode which reduces the maximum V_{CC} current to 100 $\mu A.$ It is placed in CMOS-standby when \overline{CE} is at $V_{CC}\pm0.3$ V. The Am27C1024 also has a TTL-standby mode which reduce the maximum V_{CC} current to 1.0 mA. It is placed in TTL-standby when \overline{CE} is at $V_{IH}.$ When in standby mode, the outputs are in a high-impedance state, independent of the \overline{OE} input.

Output OR-Tieing

To accommodate multiple memory connections, a twoline control function is provided to allow for:

- 1. Low memory power dissipation, and
- 2. Assurance that output bus contention will not occur.

It is recommended that \overline{CE} be decoded and used as the primary device-selecting function, while \overline{OE} be made a common connection to all devices in the array and connected to the READ line from the system control bus.

This assures that all deselected memory devices are in their low-power standby mode and that the outut pins are only active when data is desired from a particular memory device.

System Applications

During the switch between active and standby conditions, transient current peaks are produced on the rising and falling edges of Chip Enable. The magnitude of these transient current peaks is dependent on the out-

put capacitance loading of the device. At a minimum, a 0.1-μF ceramic capacitor (high frequency, low inherent inductance) should be used on each device between Vcc and GND to minimize transient effects. In addition, to overcome the voltage drop caused by the inductive effects of the printed circuit board traces on EPROM arrays, a 4.7-µF bulk electrolytic capacitor should be used between Vcc and GND for each eight devices. The location of the capacitor should be close to where the power supply is connected to the array.

T-46-13-29

Mode Select Table

33E D

T-46-13-25

			000 00.0	ot lable				
Mode	Pins	CE	ŌĒ	PGM	Ao	A ₉	Vpp	Outputs
Read		V _{IL}	VIL	V _{IH}	X	Х	Vcc	Dout
Output Disab	ole	V _{IL}	VIH	V _{IH}	Х	Х	Vcc	High Z
Standby (TTI	_)	VIH	X	Х	X	Х	Vcc	High Z
Standby (CM	IOS)	V _{CC} ± 0.3 V	Х	Х	Х	Х	Vcc	High Z
Program		V _{IL}	X	V _{IL}	Х	Х	V _{PP}	D _{IN}
Program Ver	ify	VIL	VIL	V _{IH}	Х	Х	V _{PP}	Dout
Program Inhi	bit	VIH	Х	Х	Х	Х	V _{PP}	High Z
Auto Select (Note 3)	Manufacturer Code	V _{IL}	VIL	V _{IH}	VIL	VH	Vcc	01H
	Device Code	V _{IL}	VIL	V _{IH}	ViH	V _H	Vcc	8CH

Notes:

- 1. X can be either VIL or VIH
- 2. $V_H = 12.0 V \pm 0.5 V$
- 3. $A_1 A_8 = A_{10} A_{15} = V_{1L}$
- 4. See DC Programming Characteristics for Vpp voltage during programming.

ABSOLUTE MAXIMUM RATINGS

Storage Temperature:

OTP Products -65 to +125°C All Other Products -65 to +150°C

Ambient Temperature

with Power Applied -55 to +125°C

Voltage with Respect to Ground: All pins except A₉, V_{PP}, and

Vcc -0.6 to Vcc +0.5 V A₉ and V_{PP} -0.6 to 13.5 V

Vcc -0.6 to 7.0 V

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability. Notes:

- Minimum DC voltage on input or I/O is -0.5 V. During transitions, the input may undershoot GND to -2.0 V for periods of up to 20 ns. Maximum DC voltage on input and I/O is V_{CC} + 0.5 V which may overshoot to V_{CC} + 2.0 V for periods up to 20 ns.
- For Ag and Vpp the minimum DC input is -0.5 V. During transitions, Ag and Vpp may undershoot GND to -2.0 V for periods of up to 20 ns. Ag and Vpp must not exceed 13.5 V for any period of time.

OPERATING RANGES	T-46-13-29
OFENATING NANGES	1-40-13-23

Commercial (C) Devices

Case Temperature (Tc) 0 to +70°C

Industrial (I) Devices

Case Temperature (Tc) -40 to +85°C

Extended Commercial (E) Devices

Case Temperature (Tc) -55 to +125°C

Military (M) Devices

Case Temperature (Tc) -55 to +125°C

Supply Read Voltages:

Vcc/Vpp for Am27C1024-XX5 +4.75 to +5.25 V Vcc/Vpp for Am27C1024-XX0 +4.50 to +5.50 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

T-46-13-25

DC CHARACTERISTICS over operating ranges unless otherwise specified (Notes 1, 4, 5 & 8)

T-46-13-29

(Notes 1,	T_	T-46-13-25					
Parameter Symbol	Parameter Description	Test Conditions		Min.	Max.	Unit	
TTL and N	MOS Inputs	, , , , , , , , , , , , , , , , , , , ,					
VoH	Output HIGH Voltage	I _{OH} = -400 μA		2.4		٧	
Vol	Output LOW Voltage	l _{OL} = 2.1 mA			0.45	٧	
V _{IH}	Input HIGH Voltage			2.0	Vcc + 0.5	V	
VIL	Input LOW Voltage			-0.3	+0.8	٧	
lli	Input Load Current	V _{IN} = 0 V to V _{CC}	C/I Devices		1.0	цΑ	
		4				. m∨ 1	

VoH	Output HIGH Voltage	Іон = -400 μΑ	2.4		٧	
Vol	Output LOW Voltage	loL = 2.1 mA		0.45	٧	
V _{IH}	Input HIGH Voltage			2.0	Vcc + 0.5	٧
VIL	Input LOW Voltage			-0.3	+0.8	٧
İLI	Input Load Current	V _{IN} = 0 V to V _{CC}	C/I Devices		1.0	
			E/M Devices		5.0	μΑ
llo	Output Leakage Current	Vout = 0 V to Vcc	C/I Devices		10	A
			E/M Devices		10	μΑ
lcc ₁	Vcc Active Current (Notes 5 & 9)	CE = V _{IL} , f = 5 MHz,	C/I Devices		50	mA
		lout = 0 mA (Open Outputs)	E/M Devices		60	ШС
lcc2	Vcc Standby Current (Note 9)	CE = V _{IH} ,	C/I Devices		1.0	
		OE = V _{IL}	E/M Devices		1.5	mA
I _{PP1}	V _{PP} Supply Current (Read)	CE = OE = V _{IL} , V _{PF}	= Vcc		100	μΑ
CMOS Inp	outs					
Vон	Output HIGH Voltage	l _{OH} = -400 μA		2.4		٧
Vol	Output LOW Voltage	loL = 2.1 mA			0.45	٧
ViH	Input HIGH Voltage			Vcc - 0.3	Vcc + 0.3	٧
ViL	Input LOW Voltage			-0.3	+0.8	٧
lu	Input Load Current	V _{IN} = 0 V to V _{CC}	C/I Devices		1.0	
	mpat codd ourion	414 - 0 4 10 4CC	E/M Devices		5.0	μA
lLO	Output Leakage Current	Vour = 0 V to Vcc	C/I Devices		10	
	Output Edukago Curroni		E/M Devices		10	μΑ
lcc ₁	Vcc Active Current (Notes 5 & 9)	CE = V _{IL} , f = 5 MHz,	C/I Devices		50	A
		lout = 0 mA (Open Outputs)	E/M Devices		60	.mA
lcc2	Vcc Standby Current (Note 9)	CE = Vcc ± 0.3 V	C/I Devices		100	μA
			E/M Devices		100	μπ
l _{PP1}	V _{PP} Supply Current (Read) (Notes 6 & 9)	CE = OE = V _{IL} , V _{PP} = V _{CC}			100	μА

CAPACITANCE (Notes 2, 3, & 7)

T-46-13-29

T-46-13-25

Parameter			CD	CDV040		CLV044		
Symbol	Parameter Description	Test Conditions	Тур.	Max.	Тур.	Max.	Unit	
C _{IN1}	Address Input Capacitance	$V_{IN} = 0 V$	6	10	6	9	pF	
C _{IN2}	OE Input Capacitance	$V_{IN} = 0 V$	10	12	7	9	pF	
CIN3	OE & PGM Input Capacitance	$V_{IN} = 0 V$	10	12	7	9	pF	
Соит	Output Capacitance	V _{OUT} = 0 V	8	14	6	9	рF	

Notes:

- 1. Vcc must be applied simultaneously or before Vpp, and removed simultaneously or after Vpp.
- 2. Typical values are for nominal supply voltages.
- 3. This parameter is only sampled and not 100% tested.
- 4. Caution: The Am27C1024 must not be removed from, or inserted into, a socket or board when Vpp or Vcc is applied.
- 5. I_{CC1} is tested with $\overline{OE} = V_{IH}$ to simulate open outputs.
- 6. Maximum active power usage is the sum of ICC and IPP.
- 7. $T_A = 25$ °C, f = 1 MHz.
- $\textbf{8.} \quad \textbf{Minimum DC input voltage is -0.5 V. During transitions, the inputs amy undershoot to -2.0 V for periods less than 20 ns.} \\$ Maximum DC voltage on output pins is Vcc + 0.5 V which may overshoot to Vcc + 2.0 V for periods less than 20 ns.
- 9. For Am27C1024-305 lcc2 (TTL) = 5 mA, lcc2 (CMOS) = 1 mA, lpp = 1 mA maximum.

SWITCHING CHARACTERISTICS over operating ranges unless otherwise specified (Notes 1, 3, & 4)

	1			Am27C1024									
JEDEC	Standard	Parameter Description	Test Condition	ons	_ -95	-100 -105	-120 -125	-150 -155	-170 -175	-200 -205	-250 -255	-300 -305	Unit
tavqv	tacc	Address to	CE = OE = VIL	Min.									
		Output Delay		Max.	90	100	120	150	170	200	250	300	ns
TELQV	tce	Chip Enable	ŌĒ = VIL	Min.								l	
t	to Output Delay	OE = VIL	Max.	90	100	120	150	170	200	250	300	ns	
talav	toE	Output Enable to	CE = VIL	Min.									
		Output Delay	OL = VIL.	Max.	40	50	50	65	65	75	100	120	ns
tehoz, tghoz	tDF	Output Enable HIGH to Output		Min.	0	0	0	0.	0	0	0	0	ns
dioz		Float (Note 2)		Мах.	40	55	55	55	55	60	60	60	
taxox	tон	Output Hold from Addresses, CE, or		Min.	0	0	0	0	0	0	0	0	ns
		OE, whichever		Мах.		_	_	_	_	-	-	_	113


Notes:

- 1. Vcc must be applied simultaneously or before Vpp, and removed simultaneously or after Vpp.
- 2. This parameter is only sampled and not 100% tested.
- 3. Caution: The Am27C1024 must not be removed from, or inserted into, a socket or board when Vpp or Vcc is applied.
- 4. Output Load: 1 TTL gate and CL = 100 pF, Input Rise and Fall Times: 20 ns, Input Pulse Levels: 0.45 to 2.4 V, Timing Measurement Reference Level-Inputs: 0.8 V and 2 V, Outputs: 0.8 V and 2 V.

SWITCHING TEST WAVEFORMS

T-46-13-29


T-46-13-25



06780-005E

AC Testing: Input are driven at 2.4 V for a Logic "1" and 0.45 for a Logic "0". Input pulse rise and fall times are ≤ 20 ns.

SWITCHING TEST CIRCUITS



C_L = 100 pF including jig capacitance


06780-006E

KEY TO SWITCHING WAVEFORMS

T-46-13-29 T-46-13-25

WAVEFORM	INPUTS	OUTPUTS
	Must Be Steady	Will Be Steady
	May Change from H to L	Will Be Changing from H to L
	May Change from L to H	Will Be Changing from L to H
	Don't Care Any Change Permitted	Changing State Unknown
>>	Does Not Apply	Center Line is High Impedance "Off" State

KS000010



Notes:

- 1. \overline{OE} (\overline{G}) may be delayed up to tacc-toe after the falling edge of \overline{CE} (\overline{E}) without impact on tacc.
- 2. top is specified from $\overline{\text{OE}}$ or $\overline{\text{CE}}$, whichever occurs first.


06780-007E

Read Cycle

PROGRAMMING FLOW CHARTS

T-46-13-29

T-46-13-25



06780-008E

Figure 1. Flashrite Programming Flow Chart

DC PROGRAMMING CHARACTERISTICS (T_A = +25°C ±5°C) (Notes 1, 2, & 3)

T-46-13-29

Parameter Symbol	Parameter Description	Test Conditions	Min.	Max.	Unit
lu	Input Current (All Inputs)	VIN = VIL OF VIH		10.0	μΑ
V _{IL}	Input LOW Level (All Inputs)		-0.3	0.8	٧
VIH	Input HIGH Level		2.0	Vcc + 0.5	٧
Vol	Output LOW Voltage During Verify	loL = 2.1 mA		0.45	٧
V _{OH}	Output HIGH Voltage During Verify	I _{OH} = -400 μA	2.4		٧
V _H	A ₉ Auto Select Voltage		11.5	12.5	V
Іссз	Vcc Supply Current (Program & Verify)			50	mΑ
I _{PP2}	V _{PP} Supply Current (Program)	CE = V _{IL} , OE = V _{IH}		50	mA
Vcc	Flashrite Supply Voltage		6.00	6.50	٧
V _{PP}	Flashrite Programming Voltage		12.5	13.0	·V

T-46-13-25

SWITCHING PROGRAMMING CHARACTERISTICS (T_A = +25°C ±5°C) (Notes 1, 2, & 3)

Parameter Symbols					
JEDEC	Standard	Parameter Description	Min.	Max.	Unit
t AVEL	tas	Address Setup Time	2		μs
t _{DZGL}	toes	OE Setup Time	2		μs
tovel	tos	Data Setup Time	2		μs
tghax	tah	Address Hold Time	0		μs
tehox	ton	Data Hold Time	2		μs
tgнqz	tore	Output Enable to Output Float Delay	0	130	μs
tvps	tvps	V _{PP} Setup Time	2		μs
teleh	tpw	PGM Program Pulse Width	95	105	μs
tvcs	tvcs	Vcc Setup Time	2		μs
telpl	tces	CE Setup Time	2		μs
tgLav	toe	Data Valid from OE		150	ns


Notes

- 1. Vcc must be applied simultaneously or before Vpp, and removed simultaneously or after Vpp.
- 2. When programming the Am27C1024, a 0.1-μF capacitor is required across Vpp and ground to suppress spurious voltage transients which may damage the device.
- 3. Programming characteristics are sampled but not 100% tested at worst-case conditions.

PROGRAMMING ALGORITHM WAVEFORMS (Notes 1 & 2)

T-46-13-29

T-46-13-25




Notes:

06780-009E

- 1. The input timing reference level is 0.8 for V_{IL} and 2 V for V_{IH} .
- 2. top and topp are characteristics of the device, but must be accommodated by the programmer.


PHYSICAL DIMENSIONS CDV040


T-46-13-29 T-46-13-25





PHYSICAL DIMENSIONS (Cont'd.) CLV044 T-46-13-29

T-46-13-25









PL 044

