FINAL

Am27C512

512 Kilobit (65,536 x 8-Bit) CMOS EPROM

Advanced Micro Devices

DISTINCTIVE CHARACTERISTICS

- Fast access time
 - -- 70 ns
- Low power consumption
 - 20 μA typical CMOS standby current
- JEDEC-approved pinout
- Single +5 V power supply
- ±10% power supply tolerance available
- 100% FlashriteTM programming
 - Typical programming time of 8 seconds

- Latch-up protected to 100 mA from -1 V to Vcc + 1 V
- High noise immunity
- Versatile features for simple interfacing
 - Both CMOS and TTL input/output compatibility
 - Two line control functions
- Standard 28-pin DIP, PDIP, 32-pin TSOP, LCC and PLCC packages
- DESC SMD No. 5962-87648

GENERAL DESCRIPTION

The Am27C512 is a 512 K-bit ultraviolet erasable programmable read-only memory. It is organized as 64K words by 8 bits per word, operates from a single +5 V supply, has a static standby mode, and features fast single address location programming. Products are available in windowed ceramic DIP and LCC packages as well as plastic one time programmable (OTP) PDIP, TSOP and PLCC packages.


Typically, any byte can be accessed in less than 70 ns, allowing operation with high-performance microprocessors without any WAIT states. The Am27C512 offers separate Output Enable $\overline{(OE)}$ and Chip Enable $\overline{(CE)}$

controls, thus eliminating bus contention in a multiple bus microprocessor system.

AMD's CMOS process technology provides high speed, low power, and high noise immunity. Typical power consumption is only 80 mW in active mode, and 100 μW in standby mode.

All signals are TTL levels, including programming signals. Bit locations may be programmed singly, in blocks, or at random. The Am27C512 supports AMD's Flashrite $^{\text{TM}}$ programming algorithm (100 μ s pulses) resulting in a typical programming time of 8 seconds.

BLOCK DIAGRAM



Publication# 08140 Rev. G Amendment/0 Issue Date: July 1993





PRODUCT SELECTOR GUIDE

Family Part No.			Am27	C512		
Ordering Part No: Vcc ± 5%	-75					-255
Vcc ± 10%		-90	-120	-150	-200	-250
Max Access Time (ns)	70	90	120	150	200	250
CE (E) Access Time (ns)	70	90	120	150	200	250
OE (G) Access Time (ns)	40	40	50	50	75	100


CONNECTION DIAGRAMS

Top View





PLCC/LCC



Notes:

- 1. JEDEC nomenclature is in parentheses.
- 2. Don't use (DU) for PLCC.

PIN DESIGNATIONS

A0-A15

Address Inputs

CE (E)

Chip Enable Input

DQ0-DQ7

Data Inputs/Outputs

Dυ

No External Connection

NC

(Do Not Use)

No Internal Connection

 \overrightarrow{OE} (\overrightarrow{G})/V_{PP} =

Output Enable Input/ Program Supply Voltage


Vcc

V_{CC} Supply Voltage

Vss

Ground


LOGIC SYMBOL



ORDERING INFORMATION

EPROM Products

AMD Standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:



Valid Combinations								
AM27C512-75	DC, DCB, LC, LCB							
AM27C512-90								
AM27C512-120	DC, DCB, DI, DIB,							
AM27C512-150	DE, DEB, LC, LCB,							
AM27C512-200	LI, LIB, LE, LEB							
AM27C512-250	,,,							
AM27C512-255								


Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

ORDERING INFORMATION

OTP Products

AMD Standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:



Valid Com	Valid Combinations						
AM27C512-90							
AM27C512-120	10						
AM27C512-150	PC, JC, EC Pl. Jl. El						
AM27C512-200	F1, U1, E1						
AM27C512-255							


Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the lo-cal AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

ORDERING INFORMATION

Military APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883 requirements. The order number (Valid Combination) is formed by a combination of:



Valid Combinations				
AM27C512-90				
AM27C512-120				
AM27C512-150	/BXA, /BUA			
AM27C512-200				
AM27C512-250				

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

Group A Tests

Group A tests consist of Subgroups 1, 2, 3, 7, 8, 9, 10, 11.

FUNCTIONAL DESCRIPTION

Erasing the Am27C512

In order to clear all locations of their programmed contents, it is necessary to expose the Am27C512 to an ultraviolet light source. A dosage of 15 W seconds/cm2 is required to completely erase an Am27C512. This dosage can be obtained by exposure to an ultraviolet lamp-wavelength of 2537 Å-with intensity of 12.000 µW/cm2 for 15 to 20 minutes. The Am27C512 should be directly under and about one inch from the source and all filters should be removed from the UV light source prior to erasure.

It is important to note that the Am27C512 and similar devices will erase with light sources having wavelengths shorter than 4000 Å. Although erasure times will be much longer than with UV sources at 2537 Å, exposure to fluorescent light and sunlight will eventually erase the Am27C512 and exposure to them should be prevented to realize maximum system reliability. If used in such an environment, the package window should be covered by an opaque label or substance.

Programming the Am27C512

Upon delivery or after each erasure the Am27C512 has all 524,288 bits in the "ONE" or HIGH state. "ZEROs" are loaded into the Am27C512 through the procedure of programming.

The programming mode is entered when 12.75 V \pm 0.25 V is applied to the OE/VPP and CE is at VIL.

For programming, the data to be programmed is applied 8 bits in parallel to the data output pins.

The Flashrite algorithm reduces programming time by using 100 µs programming pulses and by giving each address only as many pulses as is necessary in order to reliably program the data. After each pulse is applied to a given address, the data in that address is verified. If the data does not verify, additional pulses are given until it verifies or the maximum is reached. This process is repeated while sequencing through each address of the Am27C512. This part of the algorithm is done at Vcc = 6.25 V to assure that each EPROM bit is programmed to a sufficiently high threshold voltage. After the final address is completed, the entire EPROM memory is verified at Vcc = 5.25 V.

Please refer to Section 6 for programming flow chart and characteristics.

Program Inhibit

Programming of multiple Am27C512 in parallel with different data is also easily accomplished. Except for CE, all like inputs of the parallel Am27C512 may be common. A TTL low-level program pulse applied to an Am27C512 $\overline{\text{CE}}$ input and $\overline{\text{OE}/\text{V}_{PP}}$ = 12.75 V \pm 0.25 V, will program that Am27C512. A high-level CE input inhibits the other Am27C512 devices from being programmed.

Program Verify

A verify should be performed on the programmed bits to determine that they were correctly programmed. The verify should be performed with CE at V_{IL} and OE/V_{PP} at VIL. Data should be verified tov after the falling edge of CE.

Auto Select Mode

The auto select mode allows the reading out of a binary code from an EPROM that will identify its manufacturer and type. This mode is intended for use by programming equipment for the purpose of automatically matching the device to be programmed with its corresponding programming algorithm. This mode is functional in the 25°C ± 5°C ambient temperature range that is required when programming the Am27C512.

To activate this mode, the programming equipment must force 12.0 ± 0.5 V on address line A9 of the Am27C512. Two identifier bytes may then be seguenced from the device outputs by toggling address line A0 from V_{IL} to V_{IH}. All other address lines must be held at VIL during auto select mode.

Byte 0 (A0 = V_{IL}) represents the manufacturer code, and byte 1 (A0 = V_{IH}), the device code. For the Am27C512, these two identifier bytes are given in the Mode Select Table. All identifiers for manufacturer and device codes will possess odd parity, with the MSB (DQ7) defined as the parity bit.

Read Mode

The Am27C512 has two control functions, both of which must be logically satisfied in order to obtain data at the outputs. Chip Enable (CE) is the power control and should be used for device selection. Output Enable (OE/ VPP) is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that addresses are stable, address access time (t_{ACC}) is equal to the delay from \overline{CE} to output (t_{CE}). Data is available at the outputs to after the falling edge of OE/VPP, assuming that CE has been LOW and addresses have been stable for at least tACC-toE.

Standby Mode

The Am27C512 has a CMOS standby mode which reduces the maximum Vcc current to 100 µA. It is placed in CMOS-standby when \overline{CE} is at $V_{CC} \pm 0.3$ V. The Am27C512 also has a TTL-standby mode which reduces the maximum Vcc current to 1.0 mA. It is placed in TTL-standby when CE is at VIH. When in standby mode, the outputs are in a high-impedance state, independent of the OE input.

Output OR-Tieing

To accommodate multiple memory connections, a twoline control function is provided to allow for:

- Low memory power dissipation
- Assurance that output bus contention will not occur.

It is recommended that CE be decoded and used as the primary device-selecting function, while OE/VPP be made a common connection to all devices in the array and connected to the READ line from the system control bus. This assures that all deselected memory devices are in low-power standby mode and that the output pins are only active when data is desired from a particular memory device.

System Applications

During the switch between active and standby conditions, transient current peaks are produced on the rising and falling edges of Chip Enable. The magnitude of these transient current peaks is dependent on the output capacitance loading of the device. At a minimum, a 0.1-µF ceramic capacitor (high frequency, low inherent inductance) should be used on each device between Vcc and Vss to minimize transient effects. In addition. to overcome the voltage drop caused by the inductive effects of the printed circuit board traces on EPROM arrays, a 4.7- μF bulk electrolytic capacitor should be used between Vcc and Vss for each eight devices. The location of the capacitor should be close to where the power supply is connected to the array.

MODE SELECT TABLE

Mode Pins		CE	ŌE/Vpp	Α0	A9	Outputs	
Read	Read		VIL	х	Х	Dout	
Output Disable		Х	VIH	Х	Х	Hi-Z	
Standby (TTL)		ViH	Х	Х	Х	Hi-Z	
Standby (CMOS)		Vcc + 0.3 V	Х	Х	Х	Hi-Z	
Program		VIL	VPP	Х	Х	DIN-	
Program Verify		VIL	VIL	Х	Х	Dout	
Program Inhibit		VIH	Vpp	Х	Х	Hi-Z	
Auto Select (Note 3)	Manufacturer Code	VIL	ViL	VIL	VH	01H	
	Device Code	VIL	VIL	VIH	VH	91H	

Notes:

- 1. $VH = 12.0 \pm 0.5 V$
- 2. X = Either VIH or VIL
- 3. $A1-A8 = A10-A15 = V_{II}$
- 4. See DC Programming Characteristics for VPP voltage during programming.

ABSOLUTE MAXIMUM RATINGS

Storage Temperature OTP Products65°C to +125°C All Other Products65°C to +150°C
Ambient Temperature with Power Applied55°C to +125°C
Voltage with Respect To Vss All pins except A9,
V _{PP} ,V _{CC} 0.6 V to V _{CC} + 0.5 V
A9 and V _{PP} 0.6 V to +13.5 V
V _{CC} 0.6 V to +7.0 V

Notes:

- 1. Minimum DC voltage on input or I/O pins is -0.5 V. During transitions, the inputs may overshoot Vss to -2.0 V for periods of up to 20 ns. Maximum DC voltage on input and I/O pins is Vcc + 0.5 V which may overshoot to Vcc + 2.0 V for periods up to 20 ns.
- 2. For A9 and VPP the minimum DC input is -0.5 V. During transitions, A9 and VPP may overshoot Vss to -2.0 V for periods of up to 20 ns. A9 and VPP must not exceed 13.5 V for any period of time.

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure of the device to absolute maximum rating conditions for extended periods may affect device reliability.

OPERATING RANGES

Case Temperature (Tc) 0°C to +70°C
Industrial (i) Devices Case Temperature (Tc)40°C to +85°C
Extended Commercial (E) Devices Case Temperature (Tc)55°C to +125°C
Military (M) Devices Case Temperature (Tc)55°C to +125°C
Supply Read Voltages Vcc for Am27C512-XX5 +4.75 V to +5.25 V
Vcc for Am27C512-XX0 +4.50 V to +5.50 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over operating range unless otherwise specified. (Notes 1, 2 and 4) (for APL Products, Group A, Subgroups 1, 2, 3, 7 and 8 are tested unless otherwise noted)

Parameter Symbol	Parameter Description	Test Conditions	Min	Max	Unit		
Vон	Output HIGH Voltage	1он = -400 μΑ	-	2.4			
Vol	Output LOW Voltage	loL = 2.1 mA			0.45	٧	
ViH	Input HIGH Voltage	7.77		2.0	Vcc + 0.5	٧	
VIL	Input LOW Voltage			-0.5	+0.8	V	
îLi	Input Load Current	VIN = 0 V to +Vcc	"		1.0	μΑ	
			C/I Devices		1.0		
ILO	Output Leakage Current	Vout = 0 V to +Vcc	E/M Devices		5.0	μА	
lcc1	Vcc Active Current (Note 3)	CE = VIL, f = 10 MHz,	OUT = 0 mA,		30	mA	
lcc2	Vcc TTL Standby Current	CE = VIH		1.0	mA		
lccs	Vcc CMOS Standby Current	CE = Vcc ± 0.3 V			100	μА	

Notes:

- 1. VCC must be applied simultaneously or before VPP, and removed simultaneously or after VPP.
- 2. Caution: The Am27C512 must not be removed from (or inserted into) a socket when VCC or VPP is applied.
- 3. ICC1 is tested with OE/VPP = VIH to simulate open outputs.
- Minimum DC Input Voltage is −0.5 V. During transitions, the inputs may overshoot to −2.0 V for periods less than 20 ns.
 Maximum DC Voltage on output pins is V_{CC} + 0.5 V, which may overshoot to V_{CC} + 2.0 V for periods less than 20 ns.




Figure 1. Typical Supply Current vs. Frequency Vcc = 5.5 V, T = 25°C




Figure 2. Typical Supply Current vs. Temperature Vcc = 5.5 V, f = 10 MHz

08140G-6



CAPACITANCE

Parameter		Test	CL\	/032	CD	/028	PL	032	PD	028	
Symbol	Parameter Description	Conditions	Тур	Max	Тур	Max	Тур	Max	Тур	Max	Unit
Cin	Input Capacitance	Vin = 0	9	12	10	12	· 9	12	6	10	рF
Соит	Output Capacitance	Vout = 0	10	12	10	13	9	12	6	10	pF

Notes:

- 1. This parameter is only sampled and not 100% tested.
- 2. TA = +25°C, f = 1 MHz

SWITCHING CHARACTERISTICS over operating range unless otherwise specified (Notes 1, 3, 4 and 5) (for APL Products, Group A, Subgroups 9,10, and 11 are tested unless otherwise noted)

	ameter				Am27C512				-		
Symbols JEDEC Standard		Parameter Description	Test Conditions		-75	-90	-120	-150	-200	-255 -250	Unit
tavqv	tacc	Address to Output Delay	CE = OE = VIL	Min Max	 70	90	_ 120	_ 150	_ 200	_ 250	ns
TELQV	tce	Chip Enable to Output Delay	OE = VIL	Min Max	- 70	_ 90	_ 120	_ 150	200	_ 250	ns
tgl.qv	toe	Output Enable to Output Delay	CE = VIL	Min Max	- 40	- 40	_ 50	- 50	 75	- 75	ns
tehoz tghoz	1DF (Note 2)	Chip Enable HIGH or Output Enable HIGH, whichever comes first, to Output Float		Min Max	_ 25	30	30	30	30	30	ns
taxox	tон	Output Hold from Addresses, CE, or OE, whichever occurred first		Min Max	0	0	0_	0 -	0 -	0_	ns

Notes:

- 1. Vcc must be applied simultaneously or before Vpp, and removed simultaneously or after Vpp.
- 2. This parameter is only sampled and not 100% tested.
- 3. Caution: The Am27C512 must not be removed from (or inserted into) a socket or board when Vpp or Vcc is applied.
- 4. Output Load: 1 TTL gate and CL = 100 pF

Input Rise and Fall Times: 20 ns

Input Pulse Levels: 0.45 V to 2.4 V

Timing Measurement Reference Level: 0.8 V and 2 V inputs and outputs

5. For the Am27C512-75:


Output Load: 1 TTL gate and CL = 30 pF

Input Rise and Fall Times: 20 ns


Input Pulse Levels: 0 V to 3 V


Timing Measurement Reference Level: 1.5 V for inputs and outputs

SWITCHING TEST CIRCUIT



SWITCHING TEST WAVEFORM






08140G-8

AC Testing: Inputs are driven at 2.4 V for a logic "1" and 0.45 V for a logic "0". Input pulse rise and fall times are ≤ 20 ns.


AC Testing: Inputs are driven at 3.0 V for a logic "1" and 0 V for a logic "0". Input pulse rise and fall times are ≤ 20 ns for -75 device.

KEY TO SWITCHING WAVEFORMS



KS000010

SWITCHING WAVEFORMS



Notes:

- 1. OE/VPP may be delayed up to tACC tOE after the falling edge of the addresses without impact on tACC.
- 2. top is specified from OE or CE, whichever occurs first.