Am27C512

65,536 x 8-Bit CMOS EPROM

Advanced Micro Devices

DISTINCTIVE CHARACTERISTICS

- Fast access time-70ns
- Low power consumption: --100 μA maximum standby current
- Programming voltage: 12.75 V
- Single +5 -V power supply

- JEDEC-approved pinout
- ±10% power supply tolerance
- Fast Flashrite™ programming
- Latch-up protected to 100 mA from -1 V to Vcc +1 V

GENERAL DESCRIPTION


The Am27C512 is a 512K-bit, ultraviolet erasable programmable read-only memory. It is organized as 65,536 words by 8 bits per word, operates from a single +5-V supply, has a static standby mode, and features fast single address location programming. Products are available in windowed ceramic DIP and LCC packages, as well as plastic one-time programmable (OTP) pack-

Typically, any byte can be accessed in less than 70 ns. allowing operation with high-performance microprocessors without any WAIT states. The Am27C512 offers separate Output Enable (OE) and Chip Enable (CE) controls, thus eliminating bus contention in a multiple bus microprocessor system.

AMD's CMOS process technology provides high speed, low power, and high noise immunity. Typical power consumption is only 100 mW in active mode, and 250 µW in standby mode.

All signals are TTL levels, including programming signals. Bit locations may be programmed singly, in blocks, or at random.

BLOCK DIAGRAM



08140-001A

PRODUCT SELECTOR GUIDE

Family Part No.	Am27C512							
Ordering Part Number ±5% Vcc Tolerance	-75	-95	-125			-255		
±10% Vcc Tolerance	-	-90	-120	-150	-200	-250		
Max. Access Time (ns)	70	90	120	150	200	250		
CE (E) Access (ns)	70	90	120	150	200	250		
OE (G) Access (ns)	40	40	50	50	75	100		

Publication# 08140


Rev. F

Amendment/0

ssue Date: March 1991

CONNECTION DIAGRAMS Top View

T-46-13-29




Also Available in a 32-pin rectangular plastic leaded chip carrier

Notes:

- JEDEC nomenclature is in parantheses.
 Don't use (DU) for PLCC.

LOGIC SYMBOL



PIN DESCRIPTION

Ao - A15 = Address Inputs

CE (E) = Chip Enable Input

 $DQ_0 - DQ_7 =$ **Data Inputs/Outputs**

OE (G) **Output Enable Input** Vcc

Vcc Supply Voltage

Program Supply Voltage VPP

GND Ground

NC No Internal Connection

DU No External Connection **ORDERING INFORMATION Standard Products**

T-46-13-29

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:


a. Device Number

b. Speed Option

c. Package Type

d. Temperature Range

e. Optional Processing



Valid Com	Valid Combinations						
AM27C512-75	DC, DCB, LC, LCB						
AM27C512-95	DC, DCB, DI, DIB,						
AM27C512-125	LC, LCB, LI, LIB						
AM27C512-90							
AM27C512-120	DC, DCB, DI,						
AM27C512-150	DIB, DE, DEB,						
AM27C512-200	LC, LCB, LI, LIB. LE. LEB						
AM27C512-255							

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the lo-cal AMD sales office to confirm availability of specific valid combinations or to check on newly released combinations.


■ AMD4

ORDERING INFORMATION **OTP Products**

T-46-13-29

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:

a. Device Number
b. Speed Option
c. Package Type
d. Temperature Range
e. Optional Processing



Valid Combinations				
AM27C512-120				
AM27C512-150	JC, PC,			
AM27C512-200	JI, PI			
AM27C512-255				

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check on newly released combinations.

MILITARY ORDERING INFORMATION APL Products


T-46-13-29

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. The order number (Valid Combination) is formed by a combination of:

a. Device Number

b. Speed Option

c. Package Type
d. Temperature Range
e. Lead Finish



Valid Combinations					
AM27C512-120					
AM27C512-150	/BXA, /BUA				
AM27C512-200	/DAA, /DUA				
AM27C512-250					

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, or to check on newly released combinations.

Group A Tests

Group A tests consist of Subgroups 1, 2, 3, 7, 8, 9, 10, 11.

FUNCTIONAL DESCRIPTION Erasing the Am27C512

In order to clear all locations of their programmed contents, it is necessary to expose the Am27C512 to an ultraviolet light source. A dosage of 15 W seconds/cm² is required to completely erase an Am27C512. This dosage can be obtained by exposure to an ultraviolet lamp—wavelength of 2537 Angstroms (A)—with intensity of 12,000 μ W/cm² for 15 to 20 minutes. The Am27C512 should be directly under and about one inch from the source and all filters should be removed from the UV light source prior to erasure.

It is important to note that the Am27C512, and similar devices, will erase with light sources having wavelengths shorter than 4000 A. Although erasure times will be much longer than with UV sources at 2537 A, nevertheless the exposure to fluorescent light and sunlight will eventually erase the Am27C512 and exposure to them should be prevented to realize maximum system reliability. If used in such an environment, the package window should be covered by an opaque label or sub-

Programming the Am27C512

Upon delivery, or after each erasure, the Am27C512 has all 524,288 bits in the "ONE", or HIGH state. "ZE-ROs" are loaded into the Am27C512 through the procedure of programming.

The programming mode is entered when $12.75 \pm 0.25 \text{ V}$ is applied to the OE/VPP pin, and CE is at VIL.

For programming, the data to be programmed is applied 8 bits in parallel to the data output pins.

The Flashrite programming algorithm (shown in Figure 1) reduces programming time by using initial 100 µs pulses followed by a byte verification to determine whether the byte has been successfully programmed. If the data does not verify, an additional pulse is applied for a maximum of 25 pulses. This process is repeated while sequencing through each address of the EPROM.

The Flashrite programming algorithm programs and verifies at Vcc = 6.25 V and Vpp = 12.75 V. After the final address is completed, all bytes are compared to the original data with Vcc = Vpp = 5.25 V.

Program Inhibit

Programming of multiple Am27C512s in parallel with different data is also easily accomplished. Except for CE, all like inputs of the parallel Am27C512 including OE/VPP may be common. A TTL low-level program pulse applied to an Am27C512 CE input with OE/VPP = 12.75 ± 0.25 V will program that Am27C512. A highlevel CE input inhibits the other Am27C512s from being programmed.

T-46-13-29

Program Verify

A verify should be performed on the programmed bits to determine that they were correctly programmed. The verify should be performed with OE/VPP and CE at Vil. Data should be verified tov after the falling edge of CE.

Auto Select Mode

The auto select mode allows the reading out of a binary code from an EPROM that will identify its manufacturer and type. This mode is intended for use by programming equipment for the purpose of automatically matching the device to be programmeed with its corresponding programming algorithm. This mode is functional in the 25°C ± 5°C ambient temperature range that is required when programming the Am27C512.

To activate this mode, the programming equipment must force 12.0 ± 0.5 V on address line A₉ of the Am27C512. Two identifier bytes may then be sequenced from the device outputs by toggling address line Ao from VIL to VIH. All other address lines must be held at Vil during auto select mode.

Byte 0 ($A_0 = V_{IL}$) represents the manufacturer code, and byte 1 ($A_0 = V_{IH}$), the device identifier code. For the Am27C512, these two identifier bytes are given in the Mode Select table. All identifiers for manufacturer and device codes will possess odd parity, with the MSB (DQ₇) defined as the parity bit.

Read Mode

The Am27C512 has two control functions, both of which must be logically satisfied in order to obtain data at the outputs. Chip Enable (CE) is the power control and should be used for device selection. Output Enable (OE) is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that addresses are stable, address access time (tacc) is equal to the delay from CE to output (tce). Data is available at the outputs tOE after the falling edge of OE, assuming that CE has been LOW and addresses have been stable for at least tACC-toE.

Standby Mode

The Am27C512 has a CMOS standby mode which reduces the maximum Vcc current to 100 µA. It is placed in CMOS-standby when \overline{CE} is at $V_{CC} \pm 0.3$ V. The Am27C512 also has a TTL-standby mode which reduces the maximum Vcc current to 1.0 mA. It is placed in TTL-standby when CE is at VIH. When in standby mode, the outputs are in a high-impedance state, independent of the OE input.

Output OR-Tieing

To accomodate multiple memory connections, a twoline control function is provided to allow for:

- Low memory power dissipation, and
- Assurance that output bus contention will not occur.

It is recommended that CE be decoded and used as the primary device-selecting function, while \overline{OE} be made a common connection to all devices in the array and connected to the READ line from the system control bus. This assures that all deselected memory devices are in their low-power standby mode and that the output pins are only active when data is desired from a particular memory device.

System Applications T-46-13-29

During the switch between active and standby conditions, transient current peaks are produced on the rising and falling edges of Chip Enable. The magnitude of these transient current peaks is dependent on the output capacitance loading of the device. At a minimum, a 0.1 µF ceramic capacitor (high frequency, low inherent inductance) should be used on each device between Vcc and GND to minimize transient effects. In addition, to overcome the voltage drop caused by the inductive effects of the printed circuit board traces on EPROM arrays, a 4.7 μF bulk electrolytic capacitor should be used between Vcc and GND for each eight devices. The location of the capacitor should be close to where the power supply is connected to the array.

Mode Select Table

Mode	Pins	CE	ŌĒ/V _{PP}	Ao	A9	Outputs
Read		VIL	ViL	Х	х	Dout
Output Disable		VIL	ViH	X	Х	High Z
Standby	(TTL)	ViH	Х	Х	Х	High Z
Standby	(CMOS)	Vcc ± 0.3 V	Х	Х	Х	High Z
Program		ViL	VPP	×	Х	Din
Program	Verify	VIL	VIL	Х	Х	Dout
Program	Inhibit	ViH	Vpp	Х	Х	High Z
Auto Select (Note 3)	Manufacturer Code	VIL	VIL	VIL	Vн	01H
	Device Code	ViL	VIL	Vін	Vн	91H

- 1. X can be either VIL or VIH
- 2. $V_H = 12.0 V \pm 0.5 V$
- 3. A1-A8 = A10-A15 = VIL
- 4. See DC Programming Characteristics for VPP voltage during programming.

ABSOLUTE MAXIMUM RATINGS

Storage Temperature:

-65 to + 125°C OTP Products All Other Products -65 to + 150°C

Ambient Temperature

with Power Applied -55 to +125°C

Voltage with Respect to Ground: All pins except A9, VPP, and

-0.6 to Vcc + 0.6 V Vcc (Note 1) As and Vpp (Note 2) -0.6 to 13.5 V

Vcc

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure of the device to absolute maximum rating conditions for ex-tended periods may affect device reliability.

Notes:

- 1. During transitions the inputs may overshoot GND to -2.0 V for periods of up to 20 ns. Maximum DC voltage on input and I/O may overshoot to Vcc + 2.0 V for periods up to 20 ns.
- 2. During transitions, As and Vpp may overshoot GND to -2.0 V for periods of up to 20 ns. As and VPP must not exceed 13.5 V for any period of time.

OPERATING RANGES

T-46-13-29

Commercial (C) Devices

Case Temperature (Tc) 0 to +70°C

Industrial (I) Devices

Case Temperature (Tc) -40 to +85°C

Extended Commercial (E) Devices

Case Temperature (Tc) -55 to +125°C

Military (M) Devices

Case Temperature (Tc) -55 to +125°C

Supply Read Voltages:

Vcc/Vpp for Am27C512-XX5 +4.75 to +5.25 V

Vcc/Vpp for Am27C512-XX0 +4.50 to +5.50 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over operating range unless otherwise specified (Notes 1, 4, 5 & 7)

-0.6 to 7.0 V

TTL and NMOS Inputs

Parameter Symbol	Parameter Description	Test Conditions		Min.	Max.	Unit
Vон	Output HIGH Voltage	Іон = −400 μА		2.4		٧
Vol	Output LOW Voltage	loL = 2.1 mA			0.45	٧
ViH	Input HIGH Voltage			2.0	Vcc + 0.5	V
VIL	Input LOW Voltage			-0.3	+0.8	٧
lu	Input Load Current	V _{IN} = 0 V to V _{CC}	C/I Devices E/M Devices		1.0 5.0	μА
lıo	Output Leakage Current	Vour = 0 V to Vcc			5.0 5.0	μА
Icc ₁	Vcc Active Current (Note 5)	CE = VIL, f = 10 MHz,	C/I Devices		40	mA
	louт = 0 mA (Open Outputs)	E/M Devices		50		
lcc2	Vcc Standby Current	CE = VH,	C/I Devices		1.0	mA
	OE = Vil	E/M Devices		1.0		

ADV MICRO (MEMORY)

DC CHARACTERISTICS over operating range unless otherwise specified (Continued) T-46-13-29

CMOS Inp	outs				T-46-1	3-29
Parameter Symbol	Parameter Description	Test Conditions		Min.	Max.	Unit
Vон	Output HIGH Voltage	loн = -400 μA		2.4		٧
Vol	Output LOW Voltage	lo _L = 2.1 mA			0.45	٧
ViH	Input HIGH Voltage			Vcc - 0.3	Vcc + 0.3	٧
VIL	Input LOW Voltage			-0.3	+0.8	٧
lu	Input Load Current	V _{IN} = 0 V to Vcc	C/I Devices E/M Devices		1.0 5.0	μА
ĺLO	Output Leakage Current	Vout = 0 V to Vcc	C/I Devices E/M Devices		5.0 5.0	μА
lcc ₁	Vcc Active Current (Note 5)	CE = VIL, f = 10 MHz,	C/I Devices		40	mA
	lout = 0 mA (Open Outputs)	E/M Devices		50		
Icc2	Vcc Standby Current	<u>CE</u> = Vcc ± 0.3 V	C/I Devices		100	μА
			E/M Devices	l	100	

CAPACITANCE (Notes 2, 3, & 6)

Parameter Symbol	Parameter Description	Test Conditions	Max.	Unit
CIN1	Address Input Capacitance	VIN = 0 V	10	pF
CIN2	OE/VPP Input Capacitance	VIN = 0 V	12	pF
Cins	CE Input Capacitance	VIN = 0 V	10	рF
Соит	Output Capacitance	Vout = 0 V	10	pF

- 1. Vcc must be applied simultaneously or before VPP, and removed simultaneously or after VPP.
- 2. Typical values are for nominal supply voltages.
- 3. This parameter is only sampled and not 100% tested.
- 4. Caution: The Am27C512 must not be removed from, or inserted into, a socket or board when Vpp or Vcc is applied.
- 5. Icc1 is tested with $\overline{OE} = V_{IH}$ to simulate open outputs.
- 6. TA = 25°C, f = 1 MHz.
- 7. During transitions, the inputs may overshoot to -2.0 V for periods less than 20 ns. Maximum DC voltage on input pins may overshoot to Vcc + 2.0 V for periods less than 20 ns.

SWITCHING CHARACTERISTICS over operating ranges unless otherwise specified (Notes 1, 3, & 4) T-46-13-29

Para	meter						Α	m27C	512)— I J.
Sym JEDEC	ibols Standard	Parameter Description	Test Conditions		-75	-90, -95	-120, -125	-150	-200	-255, -250	Unit
tavov	tacc	Address to Output Delay	CE = OE/Vpp = VIL	Min. Max.	70	90	120	150	200	250	ns
telav	tce	Chip Enable to Output Delay	OE/Vpp = Vil.	Min. Max.	70	90	120	150	200	250	ns
tgLQV	toe	Output Enable to Output Delay	CE = VIL	Min. Max.	40	40	50	50	75	100	ns
tehoz, tghoz	tor	Output Enable HIGH to Output Float (Note 2)		Min. Max.	25	30	30	30	30	30	ns
taxox	tон	Output Hold from Addresses, CE, or OE,		Min.	0	0	0	0	0	0	ns
		whichever occurred first		Max.							

Notes:

- 1. Vcc must be applied simultaneously or before Vpp, and removed simultaneously or after Vpp.
- 2. This parameter is only sampled and not 100% tested.
- 3. Caution: The Am27C512 must not be removed from, or inserted into, a socket or board when Vpp or Vcc is applied.
- 4. For the Am27C512-75:

Output Load: 1 TTL gate and CL = 30 pF,

Input Rise and Fall Times: 20 ns,

Input Pulse Levels: 0 to 3 V,

Timing Measurement Reference Level: 1.5 V for inputs and outputs.


For all other versions:

Output Load: 1 TTL gate and CL = 100 pF,

Input Rise and Fall Times: 20 ns,


Input Pulse Levels: 0.45 to 2.4 V,

Timing Measurement Reference Level: 0.8 V and 2 V for inputs and outputs.




C_L = 100 pF including jig capacitance (30 pF for -75)

SWITCHING TEST WAVEFORMS



AC Testing: Inputs are driven at 2.4 V for a logic "1" and 0.45 V for a logic "0". Input pulse rise and fall times are ≤ 20 ns.



08140-006A


AC Testing: Inputs are driven at 3.0 V for a logic "1" and 0 V for a logic "0". Input pulse rise and fall times are \leq 20 ns for -75 devices.

SWITCHING WAVEFORMS Key to Switching Waveforms

T-46-13-29

WAVEFORM	INPUTS	OUTPUTS
	Must be Steady	Will be Steady
	May Change from H to L	Will be Changing from H to L
	May Change from L to H	Will be Changing from L to H
	Don't Care, Any Change Permitted	Changing, State Unknown
\longrightarrow	Does Not Apply	Center Line is High- Impedance "Off" State

KS000010



Notes:

OE may be delayed up to tacc-toe after the falling edge of CE without impact on tacc.
 toe is specified from OE or CE, whichever occurs first.

08140-007A




Figure 1. Flashrite Programming Flow Chart

DC PROGRAMMING CHARACTERISTICS (T_A = +25°C ± 5°C) (Notes 1, 2, & 3) T-46-13-29

Parameter Symbol	Parameter Description	Test Conditions	Min.	Max.	Unit
lu	Input Current (All Inputs)	VIN = VIL OF VIH		10.0	μA
VIL	Input LOW Level (All Inputs)		-0.3	0.8	٧
VIH	Input HIGH Level		2.0	Vcc + 0.5	٧
Vol	Output LOW Voltage During Verify	loL = 2.1 mA		0.45	٧
Vон	Output HIGH Voltage During Verify	Ioн =400 μA	2.4		٧
VH	A ₉ Auto Select Voltage		11.5	12.5	V
lcc	Vcc Supply Current (Program & Verify)	,		50	mA
[pp	VPP Supply Current (Program)	CE = VIL		30	mA
Vcc	Flashrite Supply Voltage		6.00	6.50	٧
Vpp	Flashrite Programming Voltage		12.5	13.0	٧


SWITCHING PROGRAMMING CHARACTERISTICS ($T_A = +25^{\circ}C \pm 5^{\circ}C$) (Notes 1, 2, & 3)

Parameter Symbols		Parameter			
JEDEC	Standard	Description	Min.	Max.	Unit
tavel	tas	Address Setup Time	2		μs
tovel	tos	Data Setup Time	2		μs
tghax	tah	Address Hold Time	0.		μs
tehdx	toн	Data Hold Time	2		μs
t EHQZ	tDFP	Chip Enable to Output Float Delay	0	60	ns
tvps	tvps	V _{PP} Setup Time	2		μs
teleh	tew	CE Program Pulse Width	95	105	μs
tvcs	tvcs	Vcc Setup Time	2		μs
t ELQV	tov	Data Valid from CE		250	ns
t EHGL	t oeh	OE/Vpp Hold Time	2		μs
t GLEL	tvr	OE/V _{PP} Recovery Time	2		μs

- 1. Vcc must be applied simultaneously or before Vpp, and removed simultaneously or after Vpp.
- 2. When programming the Am27C512, a 0.1 µF capacitor is required across Vpp and ground to suppress spurious voltage transients which may damage the device.
- 3. Programming characteristics are sampled but not 100% tested at worst-case conditions.

PROGRAMMING ALGORITHM WAVEFORMS (Notes 1 & 2)

T-46-13-29



- 1. The input timing reference level is 0.8 V for V_{IL} and 2.0 V for V_{IH} .
- 2. toE and topp are characteristics of the device, but must be accommodated by the programmer.