Am27LS00/01 Series

256-Bit Low-Power Schottky Bipolar RAM


DISTINCTIVE CHARACTERISTICS

- High speed
- Internal ECL circuitry for optimum speed/power performance over voltage and temperature
- Output preconditioned during write to eliminate the write recovery glitch
- Available with three-state outputs or with open-collector outputs

GENERAL DESCRIPTION

The Am27LS00/01 Family is comprised of fully decoded bipolar random-access memories for use in high-speed buffer memories. The memories are organized 256-words by 1-bit with an 8-bit binary address field and separate data in and data output lines. The memories have three active LOW chip select inputs and a three-state output (Am27LS00 devices) or open-collector output (Am27LS01 devices). All inputs are buffered to present an input load of only 0.5 TTL unit loads.

Read/write operation is controlled by an active LOW write enable input. When the write enable is LOW and the chip is selected the data on the data input is written into the location specified by the address inputs. During this operation the output of the -1 device is active and inverts the value of DI (Write Transparent Operation). The other devices disable the output during the period \overline{WE} is low. Reading is accomplished by having the chip selected and the write enable input HIGH. Data stored in the location specified by the address inputs is read out and appears on the data output inverted.



MODE SELECT TABLE

Input CS WE DI			Data Output			
		DI	Status DO (tn+1)	Mode		
Н	Х	Х	Output Disabled	No Selection		
L	L	L	Inverted/Disabled*	Write '0'		
L	L	Н	Inverted/Disabled*	Write '1'		
L	н	×	Selected Bit (Inverted)	Read		


H = HIGH L = LOW X = Don't Care *Inverted = -1 Devices Disabled = All Other Devices

PRODUCT SELECTOR GUIDE

Open Collector	STD	Am27LS01A	Am27LS01	Am27LS01A	Am27LS01	
Part Number	Write Transparent		Am27LS01-1		Am27LS01-1	
Three-State Part Number	STD	Am27LS00A	Am27LS00	Am27LS00A	Am27LS00	
	Write Transparent		Am27LS00-1		Am27LS00-1	
Access Time		35 ns	4	l5 ns	55 ns	
Temperature Range		С	С	M	М	

Publication # Rev. Amendment
03233 D /0
Issue Date: May 1986

3-69




ORDERING INFORMATION (Cont'd.)

Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: **A. Device Number**

- B. Speed Option (if applicable)
- C. Package Type
- D. Temperature Range



Valid Combinations					
AM27LS00					
AM27LS00A					
AM27LS00-1	PC, PCB, DC, DCB,				
AM27LS01	FC, FCB,				
AM27LS01A	LC, LCB				
AM27LS01-1					

Am27LS01/27LS01-1 Series Open-Collector Bipolar RAMs

Valid Combinations


Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.

ORDERING INFORMATION

APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. CPL (Controlled Products List) products are processed in accordance with MIL-STD-883C, but are inherently non-compliant because of package, solderability, or surface treatment exceptions to those specifications. The order number (Valid Combination) for APL products is formed by a combination of: A. Device Number

- B. Speed Option (if applicable)
- C. Device Class
- D. Package Type E. Lead Finish



Three-State Bipolar RAMs
Am27LS01/27LS01-1 Series
Open-Collector Bipolar RAMs

Valid Combinations

27LS00

A. DEVICE NUMBER/DESCRIPTION Am27LS00/27LS00-1 Series

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

ABSOLUTE MAXIMUM RATINGS

Storage Temperature65 to +150°C Ambient Temperature with
Power Applied
Supply Voltage to ground potential (Pin16 to Pin8) continuous0.5 V to +7.0 V
DC Voltage Applied to Outputs
for High Output State
Output Current, into Outputs
DC Input Current30 mA to +5 mA

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device

OPERATING RANGES

Commercial (C) Devices	
Temperature	0 to +75°C
Supply Voltage	+4.75 V to +5.25 V
Military (M) Devices	
Temperature	
Supply Voltage	+4.5 to +5.5 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

See Note 4

DC CHARACTERISTICS over operating range unless otherwise specified*

Parameter Symbol	Parameter Description	1	Test Conditions			Typ.	Max.	
V _{OH} (Note 2)	Output HIGH Voltage	V _{CC} = Min.,	I _{OH} = -5.2 mA	COM'L	Min.	(14010-1)	max.	Units
(1010 2)	VIN = VILL OF VII		MIL	2.4	3.2		Volts	
V _{OL}	Output LOW Voltage	VCC = Min., VIN = VIH or VIL	Vcc = Min.,			0.3	0.45	Vot
V _{IH}	Input HIGH Level	Guaranteed input to (Note 3)	Guaranteed input logical HIGH voltage for all inputs				-	Vol
ViL	Input LOW Level	Guaranteed input lo (Note 3)	Guaranteed input logical LOW voltage for all inputs					
ĮΙL	input LOW Current		VCC = Max., VIN = 0.40 V				0.8	Voi
lн	Input HIGH Current		V _{CC} = Max., V _{IN} = 0.40 V			- 0.030	- 0.25	m/
isc	Output Short Circuit	100 Max., VIN - 2	., v			< 1	20	μΑ
(Note 2)	Current	V _{CC} = Max., V _{OUT} =	0.0 V		-20	-30	-60	m/
cc	Power Supply Current	All inputs = GND VCC = Max.		"A" version		80	115	
/CL	Input Clamp Voltage			Standard		55	70	m.A
	input Clamp Voltage		V _{CC} = Min., I _{IN} = -18 mA				-1.2	1/-14
CEX	Output Leakage Current	VCS = VIH or VWE = VOUT = 2.4 V			-0.850 0	30	Volt μA	
		VCS = VIH or VWE = VOUT = 0.4 V, VCC =	-30		+	μA		

Notes: 1. Typical limits are at $V_{CC} = 5.0V$ and $T_A = 25^{\circ}C$.

2. This applies to three-state devices only.

3. These are absolute voltages with respect to device ground pin and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.

4. Operating Specification with adequate time for temperatur e stabilization and transverse air flow exceeding 400 linear feet per minute. Conformance testing performed instantaneously where TA = TC=TJ 0JA = 44 - 59° c/w (with moving air) for ceramic DIPs.0 JC = 10 - 17° c/w for flatpack or leadless chip carriers.

* See the last page of this spec for Group A Subgroup Testing information.

SWITCHING TEST* SWITCHING TEST **KEY TO SWITCHING** CIRCUIT WAVEFORM WAVEFORMS WAVEFORM INPUTS OUTPUTS MUST BE STEADY WILL BE STEADY TEST POINT 3.0Vp-p MAY CHANGE FROM OUTPUT <10ns WILL BE MAY CHANGE CHANGING FROM L. TO H 6000 DON'T CARE ANY CHANGE PERMITTED CHANGING STATE UNKNOWN TW000030 TC000210 CENTER LINE IS HIGH IMPEDANCE "OFF" STATE

KS000010

* See notes 3, 4, and 5 following Switching Characteristics table.

SWITCHING CHARACTERISTICS over operating range unless otherwise specified*

			Am2	Am27LS00A/01A Family			Am27S00/01 Family				
			C Devices M De		vices		C Devices		M Devices		
No. Parameter Symbol	Parameter Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units	
1	t _{PLH} (A)	Delay from Address to Output									
2	t _{PHL} (A)	Delay IIOM Address to Output		35		45		45		55	กร
3	t _{PZH} (CS)	Delay from Chip Select (LOW) to					<u> </u>		<u> </u>	├	
4	tpZL(CS)	to Active Output and Correct Data		25		25	ĺ	25	ļ	30	ns
5	t _{PZH} (WE)	Delay from Write Enable (HIGH)			 					<u> </u>	
6	t _{PZL} (WE)	to Active Output and Correct Data		35	ļ	45		45		55	ns
7	t _S (A)	Setup Time Address (Prior to Initiation of Write)	0		5		0		5		ns
8	t _h (A)	Hold Time Address (After Termination of Write)	0		5		0		5	-	ns
9	t _s (DI)	Setup Time Data Input (Prior to Termination of Write)	25		30		30		35		ns
10	t _h (DI)	Hold Time Data Input (After Termination of Write)	0	-	5		0	-	5		ns
11	t _{pw} (WE)	Min Write Enable Pulse Width to Insure Write	25		30		30		35		ns
12	t _{PHZ} (CS)	Delay from Chip Select (HIGH)									
13	t _{PLZ} (CS)	to Inactive Output (HI-Z)	1 1	25		25	İ	25		30	ns
14	t _{PLZ} (WE)	Delay from Write Enable (LOW)	\neg		-						
15	t _{PHZ} (WE)	to Inactive Output (HI-Z) (Note 6)		30	ļ	40		30	ŀ	40	ns

Notes: 1. Typical limits are at $V_{CC} = 5.0 \text{ V}$ and $T_A = 25^{\circ}\text{C}$.

2. Output is preconditioned to data in (inverted) during write to insure correct data is present on all outputs when write is terminated. (No write recovery glitch.) 3. tpLH(A) and tpHL(A) are tested with S closed and C_L = 50 pF with both input and output timing referenced to 1.5 V.

4. For open collector, all delays from write Enable(WE) or Chip Select(CS) inputs to the Data Output(Dout), tpLZ(WE), tpLZ(CS).

4. For open collector, all delays from write Enable(WE) or Cnip Select(CS) inputs to the Data Output(DOUT), tpLZ(WE), tpLZ(CS), tpZL(WE) and tpZL(CS) are measured with S closed and C_L = 50 pF and with both the input and output timing referenced to 1.5 V. 5. For 3-state output, tpZH(WE) and tpZH(CS) are measured with S open, C_L = 50 pF and with both the input and output timing referenced to 1.5 V. tpZL(WE) and tpHZ(CS) are measured with S closed, C_L = 50 pF and with both the input and output timing referenced to 1.5 V. tpHZ(WE) and tpHZ(CS) are measured with S open and C_L ≤ 5 pF and are measured between the 1.5 V level on the input and the VOH - 500 mV level on the output. TpLZ(WE) and TpLZ(CS) are measured with S closed and C_L ≤ 5 pF and TPLZ(CS) are measured with S closed and C_L ≤ 5 pF


are measured between the 1.5 V level on the input and the VOL +500 mV level on the output.

6. Does not apply to -1 devices.


*See the last page of the spec for Group A Subgroup Testing information.

SWITCHING WAVEFORMS

WRITE MODE



Write Cycle Timing. The cycle is initiated by an address change. After $t_S(A)$ max, the write enable may begin. The chip select must also be LOW for writing. Following the write pulse, $t_h(A)$ max must be allowed before the address may be changed again. The output will be inactive (floating for the Am27LS00A/00) while the write enable is LOW. Ordinarily, the chip select should be LOW during the entire write pulse.



Switching delays from address and chip select inputs to the data output. For the Am27LS00A/00, Am27LS00-1A/00-1 disabled output is "OFF," represented by a single center line. For the Am27LS01A/01, Am27LS01-1A/01-1, a disabled output is HIGH.

GROUP A SUBGROUP TESTING

DC CHARACTERISTICS

Parameter Symbol	Subgroups
VOH	1, 2, 3
V _{OL}	1, 2, 3
VIH	1, 2, 3
ViL	1, 2, 3
h <u>L</u>	1, 2, 3
lін	1, 2, 3
Isc	1, 2, 3
lcc	1, 2, 3
V _{CL}	1, 2, 3
ICEX	1, 2, 3

SWITCHING CHARACTERISTICS

Parameter Symbol	Subgroups	Parameter Symbol	Subgroups		
t _{PLH} (A)	9, 10, 11	t _s (DI)	9, 10, 11		
t _{PHL} (A)	9, 10, 11	t _h (DI)	9, 10, 11		
t _{PZH} (CS)	9, 10, 11	t _{pw} (WE)	9, 10, 11		
t _{PZL} (CS)	9, 10, 11	t _{PHZ} (CS)	9, 10, 11		
t _{PZH} (WE)	9, 10, 11	t _{PLZ} (CS)	9, 10, 11		
t _{PZL} (WE)	9, 10, 11	t _{PLZ} (WE)	9, 10, 11		
t _s (A)	9, 10, 11	t _{PHZ} (WE)	9, 10, 11		
t _h (A)	9, 10, 11				

MILITARY BURN-IN

Military burn-in is in accordance with the current revision of MIL-STD-883, Test Method 1015, Conditions A through E. Test conditions are selected at AMD's option.