01E 00666 T-49-17-01

PRELIMINARY

DATA SHEET

POACH/AT™ POACH 1/POACH 2

FEATURES

- Fully IBM PC AT™-Compatible
- Two Chip Set replaces the major logic functions of the IBM PC AT Motherboard including the functions of all the Microprocessor Peripherals:

Microproce	cor i oriprioraio.
8259A	Programmable Interrupt
	Controller (Master)
8259A	Programmable Interrupt
	Controller (Slave)
8254	Programmable Interval
	Timer
8284A	Clock Generator
— 82284	Clock Generator &
	Ready Interface
— 82288	Bus Controller
 8237	DMA Controller (Byte)
 8237	DMA Controller (Word)
 6818	Real Time Clock
74LS612	Memory Mapper

■ Includes:

- Refresh Generation Logic
- Refresh/DMA Arbitration
- 10 bit Refresh Counter
- Address/Data Bus Control
- 16 to 8 bit Conversion Logic
- A High Integration 80286 Design Solu-
- **Numerical Processor Control**
- Up to 12MHz System Clock Rate
- Single +5V Power Supply
- Low Power CHMOS-3
- Microprocessor Peripheral Functions are also available as standard cells in the ZyMOS cell library for unique design integration

DESCRIPTION


The ZyMOS POACH/AT (PC on a Chip) chip set is a two-chip implementation of the LSI/MSI/SSI logic controlling the IBM Personal Computer AT. The devices provide a low-power, highly integrated PC AT design solution that may also be applied to any 80286-based system. POACH 1 performs the functions of the 82284 Clock Generator & READY Interface, 82288 Bus Controller for 80286 processors, 6818 Real Time Clock/RAM, and the Master/Slave implementation of the dual 8259A Programmable Interrupt Controllers as well as Command Delay, Shut Down, Address/Data Bus Control and Ready Generation logic. POACH 2 includes the 8254 Programmable Interval

Timer, 8284A Clock Generator, LS612 Memory Mapper and the dual 8237 DMA Controller functions as well as Refresh Generation and Refresh/DMA Arbitration Logic.


POACH/AT peripherals are fully compatible with those used in standard PC AT designs; the chip set is fully IBM PC AT-compatible. High-speed operation is possible by selecting the optimum RAM/ buffer combination. Occupying only two 84-pin plastic leaded chip carriers on the AT motherboard, POACH/AT implementation results in a dramatic reduction in board size and power consumption.

01E 00667

T-49-17-01




Pin Diagram POACH 1



Pin Diagram POACH 2

01E 00668 D

POACH 1/POACH 2




POACH 1—Block Diagram

01E 00669


Ì

POACH 1/POACH 2



POACH 2—Block Diagram

01E 00670



01E 00671

POACH 1/POACH 2

POACH 1 Pin Description

Pin No.	Symbol	Туре	Description					
15	A0	1	ADDRESS 0 input from the CPU. It is used to generate SA0.					
14	A1	I	ADDRESS 1 input from the CPU. It is used in conjunction with M/IO, S0 and S1 to detect a CPU Shutdown condition.					
17	A20	0	ADDRESS 20 is the A20 (NA20) line from the CPU after conditioning by the A20GATE signal. During a CPU Hold A20 goes to a high impedance state.					
50	A20GATE	I	A20GATE from the Keyboard Controller is used to force A20 low. When A20GATE is low, A20 on the CPU Address Bus is forced low. When A20GATE is high, A20 follows the CPU Address 20. Tie directly to the P21 Pin of the Keyboard Controller.					
62 63	-AEN2 -AEN1	I	ADDRESS ENABLE 1 & 2 from DMA's 1 & 2, respectively. The signal is the result of the DMAAEN pin NAND'd with -MASTER. Tie directly from the -AEN1 and -AEN2 pins of POACH 2.					
33	ALE	0	ADDRESS LATCH ENABLE is an active high signathat controls the address latches used to hold addresses during bus cycles. ALE is held inactive for Halt bus cycles.					
32	BATT	ı	BATTERY Power to the Clock Calendar and RAM.					
29	-BUSY286	0	-BUSY286 is an active low output indicating the operating condition of the 80287 coprocessor to the processor. It is normally tied to the processor -BUSY pin.					
11	-BUSY	1 .	-BUSY is an active low input from the 80287 to indicate that it is currently executing a command. It is used to generate the -BUSY286 output signal.					
77	CCROSC	t	CLOCK CALENDAR OSCILLATOR; 32.768 KHz signal.					
79	CCRRST	I	CLOCK CALENDAR RESET signal for the Real Time Clock. This is an active low input.					
61	CCRR/W	ı	CLOCK CALENDAR READ/WRITE signal for the Real Time Clock. A high enables READ/WRITE operation to the real-time clock. Tie directly to the CCRR/W Pin of POACH 2.					
41	CNTLOFF	0	CONTROL OFF is used to enable the low byte data bus latch during byte accesses. This signal is an active high.					

POACH 1/POACH 2

T-49-17-01

Pin No.	Symbol	Туре	Description					
65	CPU HLDA	1	CPU HOLD ACKNOWLEDGE is an active high input from the processor. An active condition indicates that the CPU has relinquished the bus to another bus master in the system.					
60	-CS287	1	CHIP SELECT 287 is used to derive the -NPCS signal. Tie directly to the -CS287 pin of POACH 2.					
36	DIR245	0	DIRECTION-245 controls the high to low byte and low to high byte conversion during data transfers to and from 8-bit peripherals.					
39	DT/R	0	DATA TRANSMIT/RECEIVE establishes the data direction to and from the local data bus. When high, this output signals a CPU write bus cycle. A low indicates a CPU read bus cycle is being performed. This signal is always high when no bus cycle is active.					
10	-ERROR	I	ERROR is an active low input from the numeric processor indicating that an unmasked error condition exists. Tie directly to the -ERROR Pin of the 80287.					
45	F16	I	F16 is an active high input indicating a word memory access. It is used to inhibit command delays for memory accesses.					
46	+FSYS16	1	A latched version of F16.					
37	GATE245	0	GATE245 is an active low output. When active enables the bus transceiver that performs the high to low byte conversion with the DIR245 signal. Conversion does not take place if A0 = 0 which indicates a work transfer.					
56	-INTA	0	INTERRUPT ACKNOWLEDGE instructs an interrupting device that its interrupt request is being acknowledged This signal is active low. –INTA is tri-stated when CPL HLDA is high and CNTLOFF is low. Tie directly to the –INTA pin of POACH 2.					
22	INTR	0	INTERRUPT REQUEST is connected directly to the CPU's interrupt pin. INTR is active high, and is generated when a valid interrupt request has been asserted.					
58	-INTR1CS	ı	INTERRUPT CONTROLLER 1 (MASTER) CHIP SELECT is an active low output that is used to select the Interrupt Controller as an I/O device. This allows communication between the master interrupt controller and the CPU via the 'X' Data Bus. Tie directly to the -INTR1CS pin of POACH 2.					

01E 00673

POACH 1/POACH 2

Pin No.	Symbol	Туре	Description					
57	-INTR2CS	1	INTERRUPT CONTROLLER 2 (SLAVE) CHIP SELECT is an active low output that is used to select the Interrupt Controller as an I/O device. This allows communication between the slave interrupt controller and the CPU via the 'X' data bus. Tie directly to the -INTR2CS Pin of POACH 2.					
35	-IO CS 16	I	I/O 16-BIT CHIP SELECT signals the system that the current data transfer is a 16-bit, one wait-state, I/O cycle. It is derived from an address decode and is an active low signal.					
53	-IOR	1/0	I/O READ signal instructs a selected I/O device to drive its data onto the data bus. The -IOR signal is active low. It is tri-stated when CPU HLDA is high and CNTLOFF is low.					
52	-IOW	1/0	I/O WRITE signal instructs a selected I/O device t read the data on the data bus. The -IOW signal is activ low. It is tri-stated when CPU HLDA is high an CNTLOFF is low.					
59	IRQ0	I	INTERRUPT REQUEST 0 (system timer) receives interrupt requests from channel 0 of the timer/counter. Tie directly to the IRQ0 pin of POACH 2.					
3-7 1-2 83-84 81-82	IRQ7-IRQ3 IRQ10-IRQ9 IRQ12-IRQ11 IRQ15-IRQ14	1	INTERRUPT REQUESTS 3-7, 9-12, and 14-15 are used to signal the CPU that an I/O device needs attention. The interrupt requests are prioritized with IRQ9-IRQ12 and IRQ14-IRQ15 having the highest priority (IRQ9 highest) and IRQ3-IRQ7 having the lowest priority (IRQ7 lowest). IRQn signals are active high. The requesting signal is held high until the CPU acknowledges the interrupt request.					
40	LSDEN	0	LEAST SIGNIFICANT DATA ENABLE is an active low output. When active, it enables the transceiver/receiver connected to the least significant byte of the local data bus.					
66	-MEMR	1/0	MEMORY READ COMMAND instructs a memory device to drive data onto the data bus. This signal is active lowMEMR is active on all memory read cycles. It is tristated when CPU HLDA is high and CNTLOFF Output is low.					

01E 00674 D

POACH 1/POACH 2

Pin No.	Symbol	Туре	Description				
44 .	-MEMW	I/O	MEMORY WRITE COMMAND instructs a memory device to read the data on the data bus. This signal is active low. –MEMW is active on all memory write cycles. It is tri-stated when CPU HLDA is high and CNTLOFF Output is low.				
38	MSDEN	0	MOST SIGNIFICANT DATA ENABLE is an active low output. When active, it enables the transceiver connected to the most significant byte of the local data bus.				
20	M/IO	1	MEMORY-INPUT OUTPUT is the M/IO signal from the CPU. When high, it indicates a memory access. When low, it indicates an I/O access. It is used to generate the memory and I/O signals for the system.				
16	NA20	i	NA20 is the CPU address 20. POACH conditions this signal with A20GATE to produce A20. This pin is tied directly to the CPU A20 output.				
80	NC		Do Not Connect.				
9	-NPCS	0	NUMERICAL PROCESSOR CHIP SELECT is an active low output used to select the 80287 Numerical Processor. It is tied directly to the NPS1 pin of the 80287				
49	+OPT	1	KEYBOARD OUTPUT BUFFER FULL is an active his signal from the Keyboard Controller P24 Pin. T signal is an interrupt request (IRQ1) signaling a f keyboard buffer.				
47	ows	1	ZERO WAIT STATE option. When pulled active (low), the current processor cycle can be terminated.				
42	PCLK	0	PERIPHERAL CLOCK is half the rate of PROCCLK. It is used to clock peripheral controllers, specifically XTAL1 of the Keyboard Controller.				
43	-PCLK	0	PERIPHERAL CLOCK INVERTED is the inverse of PCLK. It has been made available specifically for XTAL2 of the Keyboard Controller.				
28	PROCCLK	0	PROCESSOR CLOCK provides the clock signal for the CPU and 80287 Numerical Processor. It is equal to the frequency of the crystal across pins X3 and X4. The directly to the CLK Pins of the 80286 and 80287.				
78	POWER GOOD	1	POWER GOOD is an active low input that indicates that system power is sufficient to maintain the integrity of the system. If high, it will force a system reset.				

01E 00675

POACH 1/POACH 2

Pin No.	Symbol	Туре	Description				
51	RC	Ī	RESET CPU from the keyboard controller P21 Pin.				
21	READY	0	READY is an active low output which signals that the current bus cycle is to be completed. S0, S1, POWER GOOD, and 0WS control the READY.				
64	REFRDY	1	REFRESH/IO-CHANNEL-READY is generated by POACH 2. It is used to preset the READY Interface Asynchronous READY (ARDY).				
8	+RES 287	0	RESET 80287 is the reset signal for the 80287 Numerical Processor.				
23	RES CPU	0	RESET CPU is the reset signal for the CPU. Active high, RESCPU is generated when either POWERGOOD or RC become active, or when the CPU generates a HALT status by forcing M/IO high, S0, S1 and A1 low. If this signal is initiated by RC, or by M/IO, S0, S1 and A1, it will remain active for 16 PROCCLK cycles.				
55	+RESET	0	RESET (SYSTEM) is an active high output derived from the POWER GOOD input. +RESET is used to force the system into an initial state. When +RESET is active, READY will also be active (Low).				
18, 19	S0, S1	1	STATUS inputs from the CPU. The status signals are used by the bus controller to determine the state of the CPU.				
13	SA0	0	ADDRESS 0 of the CPU bus. SA0 outputs A0 from the CPU during local CPU cycles. During a CPU Hold SA0 goes to a high impedance state so that another master on the expansion bus can take control. During an interrupt acknowledge this signal will be forced low.				
12	SM/IO	1	SYSTEM MEMORY-INPUT OUTPUT is the M/IO signal from the CPU, conditioned by ALE.				
54	SYSCLK	0	SYSTEM CLOCK is the result of PROCCLK divided by two, thus synchronized to the processor's T-states. It may be used to clock peripheral devices that must be synchronized to the CPU.				
24 75	Vcc1 Vcc2		POWER: +5-Volt supply.				
25 76 48	Vss1 Vss2 Vss3		GROUND.				

01E 00676 D

POACH 1/POACH 2

Pin No.	Symbol	Туре	Description				
26 27	X3 X4	0	CRYSTAL inputs used to generate PROCCLK and SYSCLK. The crystal frequency must be twice the processor clock frequency. Alternatively, an oscillator may be connected to X3.				
31	XA0	1	ADDRESS 0 is used by the 8259A to decipher command words the CPU issues. XA0 works in conjunction with the read, write and chip select signals to the interrupt controller in determining whether the CPU wishes to issue a command or read the status of the controller.				
30	XA3	I	ADDRESS 3 is used for generating the chip select and reset signals for the 80287.				
34	XBHE	1/0	BUS HIGH ENABLE is an active low signal which is used by POACH 1 to generate the MSDEN signal.				
67-74	XD7-XD0	1/0	Data Bus 0-7 for the peripheral bus. The direction of the bus is determined by the -RDXDB signal from POACH 2. Its used by the 8259A to decipher command words the CPU issues.				
POAC	H 2 Pin Descrip	tion					
63	-8042CS	0	8042 CHIP SELECT is an active low, chip select signal for the Keyboard Controller.				
70-76	A23-A17	0	A23-A17 are the Address bits 17-23 of the CPU Address bus. They are outputs directly from the Memo Mapper Pins MO1-MO7 and supply page informati during DMA transfers. These outputs are tri-statunless HLDA and -MASTER are high.				
36	+ACK	0	ACKNOWLEDGE is an active low output. When active it enables the bus transceiver between the system and peripheral (XBUS) bus. +ACK is used in conjunction with -RDXDB which controls the direction of the bus transceiver.				
23 24	-AEN1 -AEN2	0	ADDRESS ENABLE FROM DMAs 1 & 2, respectively The signal is the result of the DMA's AEN signal NAND'd with -MASTER. Tie directly to the -AEN1 and -AEN2 pins of POACH 1.				
25	CCRR/W	0	CLOCK CALENDAR READ/WRITE signal for the real- time clock. A high enables READ/WRITE operations to the real-time clock. Tie directly to the CCRR/W pin of POACH 1.				

POACH 1/POACH 2

T-49-17-01

Pin No.	Symbol	Туре	Description				
64	CPU HRQ	0	CPU HOLD REQUEST is an active high output indicating a DMA request to the CPU. It is also active during refresh cycles. CPU HRQ is normally connected to the 80286 HOLD Pin.				
26	-CS287	0	CHIP SELECT 287 is used by POACH 1 to derive the -NPCS signal. Tie directly to the -CS287 pin of POACH 1.				
61-58 57-55	-DACK0-3 -DACK5-7	0	DMA ACKNOWLEDGE 0-3 and 5-7 are used to acknowledge DMA requests (DRQ0-3 & 5-7). The output signal is an active low.				
37	-DMAAEN	0	DMA ADDRESS ENABLE is an active low signal and is active when an I/O device is making a DMA access to system memory or during refresh.				
39	-DPCK	1	DATA PARITY CHECK is used to generate NMI. This input is active low.				
46-49 50-52	DRQ0-3 DRQ5-7	1	DMA REQUEST 0-3 & 5-7 are synchronous channed requests used by peripheral devices and I/O processor to gain DMA service. The requests are prioritized w DRQ0 having the highest and DRQ7 having the low priorities. A DRQ line must be held active (high) unthe corresponding DACK line goes active.				
21	HLDA	ı	HOLD ACKNOWLEDGE is an active high input that equivalent to CPU HLDA. An active condition indicate that the CPU has relinquished the bus to another bu master in the system.				
30	-INTA	1	INTERRUPT ACKNOWLEDGE instructs an interrupting device that its interrupt is being acknowledged, and the device may place its interrupt vector onto the data bus. This input signal is active low. –INTA is used by POACH2 in the generation of –RDXDB. From POACH 1 Pin 56.				
28	-INTR1CS	0	INTERRUPT CONTROLLER 1 (MASTER) CHIP SELECT is an active low output that is used by POACH 1 to select the Interrupt Controller as an I/O device. This allows communication between the Master Interrupt Controller and the CPU via the 'X' Data Bus. Tie directly to the -INTR1CS pin of POACH 1.				
29	-INTR2CS	0	INTERRUPT CONTROLLER 2 (SLAVE) CHIP SELECT is an active low output that is used by POACH 1 to select the Interrupt Controller as an I/O device. This allows communication between the Slave Interrupt Controller and the CPU via the 'X' Data Bus. Tie directly to the -INTR2CS Pin of POACH 1.				

POACH 1/POACH 2

T-49-17-01

Pin No.	Symbol	Туре	Description					
43	-IOCHCK	1	I/O CHANNEL CHECK is an active low input. It is used to indicate an uncorrectable system error. It provides the system with parity error information about memory or devices on the I/O channel.					
42	IOCHRDY	1	I/O CHANNEL READY is generated by an I/O device. When low it indicates a 'not ready' condition and forces the insertion of wait states in I/O or Memory accesses by the I/O device. When active (high), it will allow the completion of a memory or an I/O access by the I/O device.					
33	-IOR	I/O	I/O READ signal instructs a selected I/O device to drive its data onto the data bus. The -IOR signal is active low. It is used for data transfers between the CPU and by DMA transfers.					
34	-IOW	I/O	I/O WRITE signal instructs a selected I/O device to read the data on the data bus. The -IOW signal is active low. It is used for data transfers between the CPU and by DMA transfers.					
27	IRQ0	0	INTERRUPT REQUEST 0 (System Timer) from Channe 0 of the Timer/Counter. Tie directly to the IRQ0 Pin of POACH 1.					
40	-MASTER	I	-MASTER is an active low input used in conjunction with a DRQ line to gain control of the system. A DMA controller or processor on the I/O channel may issue a DRQ to a DMA channel and receive a -DACK. The I/O processor may then activate -MASTER which will allow it to control the system address, data, and control lines.					
20	NC		Do Not Connect.					
65	NMI	0	NON-MASKABLE INTERRUPT is an active high output that is connected to the CPU NMI pin.					
67	osc	0	OSCILLATOR output is the clock frequency of the crystal connected accross X1-X2. It is the OSC output from the Clock Generator.					
35	P2	0	P2 is an active high output indicating that a valid refresh address is available on the XA bus.					

01E 00679

T-49-17-01

POACH 1/POACH 2

Pin No.	Symbol	Туре	Description					
38	-RDXDB	0	READ X-DATA BUS controls the direction of the bidirectional buffer between the least significant byte of the 'S' Data Bus and the 'X' Data BusRDXDB is used in conjunction with +ACK to control XBUS activity. When +ACK is active and -RDXDB is low, data is to be read from the peripheral bus. When +ACK is active and -RDXDB is high, data is to be written to the peripheral bus.					
22	REFRDY	0	REFRESH/IO-CHANNEL-READY is generated by +REFRESH OR'd with IOCHRDY. It is used by POACH 1 to preset the Clock <u>Generator</u> & Ready Interface Asynchronous Ready (ARDY).					
41	-REFRESH	I/O	REFRESH is an active low output used to initiate a refresh cycle for the dynamic RAMs.					
31	+RESET	ı	RESET (SYSTEM) is an active high input from POACH 1. +RESET is used to force POACH 2, as well as the system, into an initial state. From POACH 1 Pin 55.					
66	SPEAKER	0	SPEAKER DATA is an output of the Programmable interval timer tone signal used to drive the speaker.					
32	SYSCLK		SYSTEM CLOCK input from POACH 1. It is used to synchronize POACH 2 to the system. From POACH 1 SYSCLK Pin.					
62	T/C	0	TERMINAL COUNT provides a pulse when the terminal count for any DMA channel is reached.					
11 53	Vcc1 Vcc2		POWER: +5-volt supply.					
10 54	Vss1 Vss2		GROUND.					
68 69	X1 X2	0	CRYSTAL inputs for the internal oscillator used to generate clocking for I/O devices. A parallel resonant fundamental frequency mode crystal is required. An alternative oscillator may be connected to X1.					
1-9 84 77-83	XA8-XA0 XA9 XA16-XA10	I/O I/O O	XBUS ADDRESSES 0-16 are the peripheral addresses for the local I/O bus.					
12-19	XD0-XD7	I/O	Data Bus 0-7 for the peripheral bus. The direction of the bus is determined by the -RDXDB signal from POACH 2.					

01E 00680 D

POACH 1/POACH 2

Pin No.	Symbol	Туре	Description				
44	-XMEMR	1/0	MEMORY READ signal indicating a DMA read operation from peripheral devices or memory.				
45	-XMEMW	0	MEMORY WRITE signal indicating a DMA write operation to peripheral devices or memory. It is tri-stated except during DMA transfers.				

01E 00681

POACH 1/POACH 2

T-49-17-01

ABSOLUTE MAXIMUM RATINGS*

*Notice: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

POACH/AT DC CHARACTERISTICS

 $T(V_{CC} = 5V \pm 5\%, T_A = 0^{\circ}C \text{ to } 70^{\circ}C)$

			Value				
Symbol	Parameter	Condition	Min	Тур	Max	Units	Notes
INPUTS							
V _{IL1}	Input Low Voltage				0.5	٧	1
V _{IH1}	Input High Voltage		2.0			V	1
V _{IL2}	Special Input Low Voltage				0.5	V	2
V _{IH2}	Special Input High Voltage		4.5		<u> </u>	V	2
I _{IL1}	Input Low Current	V _{IN} = 0V	-100			μΑ	3
I _{IL2}	Special Input Low Current	V _{IN} = 0V	-10			μΑ	4
IH	Input High Current	V _{IN} = V _{CC}			10	μΑ	<u> </u>
OUTPU1	rs						
I _{OL1}	Output Low Current	V _{OL} = 0.45V	4	20		mA	5
I _{OL2}	Output Low Current	V _{OL} = 0.45V	16	35		mA	6
I _{OL3}	Open Drain Output Low Current	V _{OL} = 0.45V	18	36		mA	7
loH	Output High Current	V _{OH} = 2.4V		-20	-4	mA	8
. loz	Off State Current	V _O = 0 to V _{CC}	-10		10	μΑ	9

01E 00682

POACH 1/POACH 2

POACH/AT DC CHARACTERISTICS (Continued)

 $(V_{CC} = 5V \pm 5\%, T_A = 0^{\circ}C \text{ to } 70^{\circ}C)$

T-49-17-01

				Value			Notes
Symbol	Parameter	Condition	Min	Тур	Max	Units	
SUPPLY							
I _{CC1}	POACH 1 Operating Supply Current	f _{SYSCLK} = 10MHz f _{SYSCLK} = 12MHz		28 32	55 60	mA mA	10
I _{STAT1}	POACH 1 Static Supply Current			60		μΑ	11
I _{BATT}	POACH 1 Battery Supply Current	V _{BATT} = 5V V _{BATT} = 2.8V		10	25 20	μΑ μΑ	12
V _{BATT}	POACH 1 Battery Supply Voltage		2.8			٧	12
I _{CC2}	POACH 2 Operating Supply Current	f _{SYSCLK} = 10MHz f _{SYSCLK} = 12MHz		26 30	45 50	mA mA	13

Notes:

Includes all inputs, and I/O pin inputs except for POACH 1 pins POWERGOOD, X3, CCRRST, CCROSC and POACH 2 pins X1, IOCHRDY and -REFRESH.

Special input pins include the crystal input pins and inputs needed for battery backup. On POACH 1 these signals are POWERGOOD, X3, CCRRST and CCROSC. On POACH 2 they are signals X1, IOCHRDY and REFRESH. Note that POWERGOOD, X3, CCRRST and CCROSC. On POACH 2 they are signals X1, IOCHRDY and -REFRESH. Note that CCROSC is the only signal that should switch in the battery back up mode. For backup operation with V_{BATT} < 4.75V CCROSC input levels V_{IL}/V_{IH} should be 10% and 90% of V_{BATT}, respectively.

<u>All input pins</u> include a high impedance pullup with the static protection network except for the special inputs POWERGOOD, X3, CCROSC, CCRRST and X1. I/O pins do not have this pullup. Includes pin POWERGOOD, X3, CCROSC and CCRRST of POACH 1; and X1 of POACH 2. Includes all outputs, and I/O pin outputs except for POACH 1 pins PROCCLK, SYSCLK, -IOR, -IOW, -MEMR, -MEMW, INTA, ALE, SA0, and POACH 2 pins -IOR, -IOW, OSC and -REFRESH. Includes outputs PROCCLK, SYSCLK, -IOR, -IOW, -MEMR, -MEMW, INTA, ALE, SA0 of POACH 1 and -IOR, -IOW and OSC of POACH 1

OSC of POACH 2.

For the -REFRESH output of POACH 2. Includes all outputs and I/O pin outputs except for -REFRESH of POACH 2.

For all 3-state and I/O pin outputs.

For all 3-state and I/O pin dutputs.
 Includes I_{BATT} current with V_{BATT} = V_{CC}, and f_{CCROSC} = 32.768 KHz.
 Inputs not switching at V_{IN} = V_{CC}, except f_{CCROSC} = 32.768 KHz. Includes I_{BATT} current with V_{BATT} = V_{CC}.
 Tested with CCROSC input toggling at 32.768 KHz and CCRRST = V_{BATT}, all other inputs and V_{CC} supply pins open.
 Tested with input X1 switching at 14.3181 MHz.

01E 00683

T-49-17-01

POACH 1/POACH 2

POACH 1 AC CHARACTERISTICS

 $(V_{DD} = 5V \pm 5\%, T_A = 0^{\circ}C \text{ to } 70^{\circ}C)$

Symbol		. 10 MHz				12 MHz			
Figure	Parameter	Min	Тур	Max	Min	Тур	Max	Units	Notes
53-15 54-15	0WS Setup Time to PROCCLKI 0WS Hold Time from PROCCLKI	30 15	26 10	•	30 15	22 6		ns ns	
69-22	A0 Setup Time to ALE A0 Hold Time from ALE	30 0	18 0		25 0	11 0		ns ns	
26-6 27-6	A1 Setup Time to S1, S0 A1 Hold Time from S1, S0	27 0	17 0		22 0	10 0	•	ns ns	
43-13 44-13 45-13 46-13	A20 Delay from NA20 A20 Delay from A20GATE A20 Disable Delay from CPUHLDA1 A20 Enable Delay from CPUHLDA!		20 30	27 37 35 35		14 24	22 32 30 30	ns ns ns	4
72-24 73-24	-AEN1, -AEN2 Setup Time to SYSCLKI -AEN1, -AEN2 Hold Time from SYSCLKI		15 0			15 0		ns ns	
17-3 18-3	ALE Active Delay from PROCCLKI ALE Inactive Delay from PROCCLKI		18 20	25 30		16 15	23 25	ns ns	
68-21	BUSY286 Delay		25	35		20	35	ns	
	CCROSC High Time CCROSC Low Time CCROSC Input Rise/Fall Time	25 25		20	25 25		20	μs μs ns	5 5
39-10,11 40-10,11	CCRR/W Setup Time to IOR/IOWI CCRR/W Hold Time from IOR/IOWI		0 17	-		0 15		ns ns	
	CCRRST Pulse Width	100			83			ns	
67-20	CNTLOFF Delay from PROCCLKI		22	30		17	25	ns	
70-23 71-23	CPUHLDA Setup Time to PROCCLKI CPUHLDA Hold Time from PROCCLKI		20 0			18		ns	
47-14	DIR245 Delay from -IOR, -IOW		12	17		6	15	ns	
49-14	DIR245 Delay from -MEMR, -MEMW		12	17		6	15	ns	
55-16 56-16	DT/R Delay High from PROCCLKI DT/R Delay Low from PROCCLKI		35 30	45 45		29 22	40 40	ns	
60-16 61-16	F16 Setup Time to PROCCLK! F16 Hold Time from PROCCLK!	30 0	15 -5		30 0	12 -10		ns ns	

01E 00684

D

POACH 1/POACH 2

POACH 1 AC CHARACTERISTICS (Continued) (V_{DD} = 5V \pm 5%, T_A = 0°C to 70°C)

0h = 1	Parameter	10 MHz			i '	12 MHz		Ì	
Symbol - -Figure		Min	Тур	Max	Min	Тур	Max	Units	Notes
72-24 73-24	+FSYS16 Setup Time to SYSCLKI +FSYS16 Hold Time from SYSCLKI		15 0			15 0		ns ns	
48-14 50±14	GATE245 Delay from -IOR, -IOW GATE245 Delay from -MEMR, -MEMW		15 15	22 22		11 11	20 20	ns ns	
37-9	Interrupt Request Pulse Width	100			100			ns	8
29-7,8 30-7,8	-IOR, -IOW active delay from PROCCLKI -IOR, -IOW inactive delay			45			35 35	ns -	
00 1,0	from PROCCLKI -IOR, -IOW enable/disable delay from PROCCLKI		35	45		35	33	ns	
	-INTA active delay from PROCCLKI			45			35 .	ns	
	-INTA inactive delay from PROCCLKI -INTA enable/disable delay from PROCCLKI		35	45		35	35	ns	
38-9	INTR Delay from Interrupt		95	175		67	150	ns	<u> </u>
33-7,8 34-7,8	-INTR1CS, -INTR2CS Setup Time to -IOR, -IOWI -INTR1CS, -INTR2CS Hold Time		0			0		ns	
	from -IOR, -IOWt	ļ		 	 	-	ļ	-	
72-24 73-24	-IO CS 16 Setup Time to SYSCLKI -IO CS 16 Hold Time from SYSCLKI	85 0			75 0			ns ns	
57-16	LSDEN, MSDEN Active Delay from PROCCLKI		28	45		23	40	ns	ŀ
58-16	LSDEN, MSDEN Inactive Delay from PROCCLKI		25	35		20	30	ns	
66-19	LSDEN, MSDEN Delay from -NPCS		10			10		ns	<u> </u>
84-16	-MEMR, -MEMW active delay from PROCCLKI	5		45	5		35	ns	
85-16	-MEMR, -MEMW inactive delay from PROCCLKI -MEMR, -MEMW enable/disable delay from PROCCLKI	5	35	45	5	35	35	ns	
64-17	MSDEN Delay from XHBE		19	27		16	25	ns	
62-16 63-16	M/IO Setup Time to PROCCLKI M/IO Hold Time from PROCCLKI	28 0	20 -10		25 0	17 -15		ns ns	

01E 00685 D

POACH 1/POACH 2

T-49-17-01

POACH 1 AC CHARACTERISTICS (Continued) (V_{DD} = 5V \pm 5%, T_A = 0°C to 70°C)

Symbol	Parameter	10 MHz				12 MHz			
-Figure		Min	Тур	Max	Min	Тур	Max	Units	Notes
65-18	-NPCS Delay		30	40		26	35	ns	
11-2 12-2 •13-2	PCLK, -PCLK High Time PCLK, -PCLK Low Time PCLK, -PCLK Delay	45 45		45	35 35		40	ns ns ns	
14-2	from PROCCLK PCLK, -PCLK Rise/Fall times			7.5		•	Š.	ns	
19-4	POWER GOOD Setup Time to PROCCLKI POWER GOOD Hold Time	26			26			ns	3
8-4	from PROCCLKI POWER GOOD Rise/Fall Times	50		20	41		20	ns ns	3
5-2 6-2 7-2 9-2	PROCCLK Delay from X3 PROCCLK High Time PROCCLK Low Time PROCCLK Rise/Fall Times	16 12		40 8	13 11		35 8	ns ns ns	
22-5 23-5	RC Setup Time to SYSCLKI RC Pulse Width	100	30 20		83	30 15		ns ns	3
51-15 52-15	READY Active Delay from PROCCLKI READY Inactive Delay		20 20	22 70		14 15	18 60	ns ns	
02-10	REFRDY Pulse Width	50	20	10	40	10		ns	
74-25	RES 287 Delay		20	60		8	50	ns	
21-4	RES CPU Delay from SYSCLK1		35	60		30	50	ns	
20-4	+RESET Delay from PROCCLKI		30	50		30	50	ns	
41-12 42-12	SA0 Enable Time from CPU HLDA SA0 Disable Time from CPU HLDA			60 60			50 50	ns ns	4
15-3 16-3	S1, S0 Setup Time to PROCCLKI S1, S0 Hold Time from PROCCLKI	28 0	21 -5		22 0	17 -11		ns ns	
10-2	SYSCLK Delay from PROCCLKI		25	30		15	25	ns	
1-2 2-2 3-2 4-2	X3 Period X3 Low Time X3 High Time X3 Rise/Fall Times	50 17 23		5	41.6 15 20		3	ns ns ns ns	
35-8,11 36-8,11 31-7 32-7	XD0-XD7 Delay Time from -IORI XD0-XD7 Hold Time from -IORI XD0-XD7 Setup Time to -IOWI XD0-XD7 Hold Time from -IOWI	100 0		45 17	83 0		40 15	ns ns ns ns	

01E 00686

POACH 1/POACH 2

POACH 2 AC CHARACTERISTICS $(V_{DD} = 5V \pm 5\%, T_A = 0^{\circ}C \text{ to } 70^{\circ}C)$

10 MHz 12 MHz **Symbol** -Figure **Parameter** Min Тур Max Min Тур Max Units Notes 96-27 -8042CS delay from XAX 50 60 40 48 ns 98-28 A17-A23 delay from SYSCLK1 150 125 ns A17-A23 enable delay from HLDA 99-28 100 83 ns or -MASTER 97-28 A17-A23 disable delay from HLDA 100 83 ns 4 or -MASTER 100-29 +ACK delay from HLDA 36 45 30 40 ns 101-29 +ACK delay from -MASTER 36 45 31 40 ns 109-30 -AEN1, -AEN2 delay 90 130 75 115 ns from SYSCLK1 CCRR/W delay from XA_X 94-27 60 48 ns CCRR/W delay from HLDA 102-29 50 41 or -MASTER ns 108-30,39 CPU HRQ delay from SYSCLKI 62 80 52 70 ns 95-26 -CS287 delay from XAx 60 48 103-29 -CS287 delay from HLDA 50 41 ns or -MASTER 113-30 -DACK0-3, -DACK5-7 delay 76 110 63 100 ns from SYSCLK1 110-30 -DMAAEN delay from SYSCLKt 140 75 120 ns -DMAAEN delay from -MASTER 132-32 -DPCK setup time to -XMEMR1 8 ns 133-32 -DPCK hold time from -XMEMR1 5 ns 107-30 -DRQ0-3, -DRQ5-7 setup time -15 -18 0 3,7 to SYSCLK1 ns HLDA setup time to SYSCLK1 70 45 12 ns HLDA hold time from SYSCLK1 0 0 0 ns 28-7 -INTR1CS, -INTR2CS delay 38 from XA_X 60 32 41 ns -INTR1CS, -INTR2CS delay 104-29 38 32 41 ns from HLDA or -MASTER 134-33 -IOCHCK pulse width 25 20 ns IOCHRDY setup time to SYSCLK1 25 5 25 1 (during refresh) ns IOCHRDY hold time to SYSCLKI 25 10 25 6 ns (during refresh)

01E 00687

POACH 1/POACH 2

T-49-17-01

POACH 2 AC CHARACTERISTICS (Continued) (V_{DD} = 5V \pm 5%, T_A = 0°C to 70°C)

Symbol		10 MHz				12 MHz			
-Figure	Parameter	Min	Тур	Max	Min	Тур	Max	Units	Notes
114-30	-IOR, -IOW active delay from SYSCLK1 (during DMA transfers)		87	125		73	100	ns	
115-30	-IOR, -IOW inactive delay from SYSCLK1 (during DMA transfers)		94	115		78	100	ns	
116-30	-IOR, -IOW float to inactive delay from SYSCLK1 (during DMA transfers)		100	120		80	100	ns	
117-30 -	-IOR, -IOW inactive to float delay from SYSCLK! (during DMA transfers)		140	170		130	156	ns	4
152-37	-IOW active pulse width (during CPU transfers)	90			75			ns	
137-34	IRQ0 delay from X1		48			42		ns	
135-33	NMI delay from -XMEMRI NMI delay from -IOCHCKI		50 50	100 100		37 40	83 83	ns ns	
143-35	OSC low time	20			20			ns	
144-35 145-35	OSC high time OSC rise/fall times	20		15	20		15	ns ns	
146-35	OSC delay from X1			30			24	ns	
	P2 delay from SYSCLK1		30			25		ns	
148-36 149-36	-RDXDB inactive delay from -IOR -RDXDB delay from -INTA		55 55	100		30 45	83	ns ns	
	REFRDY delay from IOCHRDY		31	50		25	41	ns	
157-39 158-39	-REFRESH delay from HLDA -REFRESH delay from SYSCLK1		17 52	28 100		15 45	24 83	ns ns	
	+RESET active pulse width	200			160			ns	
138-34	SPEAKER delay from X1		46			43		ns	
91-26	SYSCLK period	100			83			ns	
92-26 93-26	SYSCLK low time	40 40	25 20		30 30	13 10		ns ns	
	SYSCLK high time	40	90	110	30	73	100	-	
124-30	TC delay from SYSCLK1		90	110		/3	100	ns	
140-35 141-35	X1 low time X1 high time	30 30			30 30			ns ns	
142-35	X1 rise/fall times	00		5	"		5	ns	

POACH 1/POACH 2

POACH 2 AC CHARACTERISTICS (Continued)

 $(V_{DD} = 5V \pm 5\%, T_A = 0^{\circ}C \text{ to } 70^{\circ}C)$

T-49-17-01

Symbol		10 MHz			12 MHz				
-Figure	Parameter	Min	Тур	Max	Min	Тур	Max	Units	Notes
150-37	XA _X input setup time to -IOWI (during CPU transfers to POACH 2)	100	0		83	0		ns	
151-37	XA _X input hold time from -IOW1 (during CPU transfers to POACH 2)	45	28		40	20	•	ns	
	XA _X output hold time from -IOR1 (during CPU transfers from POACH 2)	100	40	-	67	20		ns	
111-30	XA _X valid delay from SYSCLKt (during DMA transfers)		120	160		81	150	ns	
159-30	XA _X valid delay from SYSCLK1 (during REFRESH)		48	90		40	75	ns	
112-30	XA _X disable delay from SYSCLK1 (during DMA transfers)		85	150		70	130	ns	4
153-37 153-37	XD _X input setup time to -IOWI XD _Y input hold time from -IOWI	100 17	50 10		83 15	20 0		ns ns	
155-38 156-38	XD _X output delay from -IORI XD _X output hold time from -IORI	17	100 40	125 70	15	84 35	100 60	ns ns	
125-31	-XMEMR active delay		80	110		65	100	ns	
126-31	-XMEMR inactive delay		85	110		72	100	ns	
127-31	-XMEMR enable/disable delay from SYSCLK1		120			120		ns	4
121-30	-XMEMW active delay from SYSCLK1		60	110		42	100	ns	
122-30	-XMEMW inactive delay from SYSCLK!		88	110		75	100	ns	
123-30	-XMEMW enable/disable delay from SYSCLK1		120			120		ns	4

Notes:

- To provide clearly understood information, the complex timing diagrams depict operation in a standard IBM PC AT system design. Combinational logic data paths are shown with less complex timing diagrams. The signal source (POACH, PROCESSOR, LOGIC, etc.) follows the signal name.
- 2. Typical AC specification values are given for V_{CC} = 5V and T_A = 27°C.
- 3. This signal is an asynchronous input. The timing specification is provided for testing purposes only to assure recognition at a specific clock edge.
- The output float or high impedance condition occurs when output current is less than I_{OZ} in magnitude.
- The frequency of CCROSC sets the count rate for the real time clock. CCROSC frequency, accuracy and stability, should be maintained as close as possible to 32.768Hz to insure the validity of time and date information.
- Input rise and fall times are assumed to be less than 20ns unless otherwise specified.
- DRQ_x must be held active with DACK_x is returned.
- The interupt request inputs include IRQ0, IRQ3-7, IRQ9-12, IRQ14-15, and +OPT.
- Address XA₀₋₁₅ are output for byte DMA operations. XA₀₋₁₆ are output for word DMA operations, with XA0 low.
 A minimum of 16 PROCCLK cycles must occur before POWERGOOD becomes valid.

01E 00689

D

POACH 1/POACH 2




Figure 1A. Delay Time and Pulse Width Measurements




Figure 1B. Setup/Hold Time Measurements




Figure 1C. Output Enable/Disable Time Measurement

01E 00690

POACH 1/POACH 2




Figure 2. POACH 1 Clock Timing




Figure 3. POACH 1 Status and ALE Timing

T-49-17-01




Figure 4. POACH 1 Power on Initiated Reset




Figure 5. POACH 1 Keyboard Initiated Reset




Figure 6. POACH 1 Processor Shutdown Initiated Reset




Figure 7. POACH 1 8254 Bus Write Timing




Figure 8. POACH 1 8254 Bus Read Timing





Figure 9. Interrupt Request Timing






Figure 10. POACH 1 6818 Write Cycle




Figure 11. POACH 1 6818 Read Cycle




Figure 12. POACH 1 SA0 Timing




Figure 13. POACH 1 A20 Timing




Figure 14. POACH 1 DIR245, GATE245 Timing




Figure 15. POACH 1 Zero Wait State Timing




Figure 16. Memory Read/Write Cycles




Figure 17. POACH 1 XHBE Timing




Figure 18. POACH 1 NPCS Timing

Figure 19. POACH 1 MSDEN, LSDEN Timing




Figure 20. CNTLOFF Timing




Figure 21. -BUSY286 Timing




Figure 22. POACH 1 A0 Timing

01E 00697




Figure 23. POACH 1 CPU HLDA Timing




Figure 24. Bus Control Signal Timing




Figure 25. RES 287 Timing




Figure 26. POACH 2 SYSCLK Timing

01E 00698

POACH 1/POACH 2




Figure 27. POACH 2 CCRR/W and CS287 Timing




Figure 28. POACH 2 A18 to A23 Timing




Figure 29. POACH 2 HLDA & -MASTER Timing

01E 00699




Figure 30. POACH 2 DMA I/O Read Timing (Single Transfer Shown)




Figure 31. POACH 2 DMA I/O Write Timing (Block Transfer Shown)




Figure 32. POACH 2 DPCK Timing

01E 00700

POACH 1/POACH 2




Figure 33. POACH 2 IOCHCK and NMI Timing




Figure 34. POACH 2 IRQ0 and SPEAKER Timing




Figure 35. X1 and OSC Timing




Figure 36. POACH 2 RDXDB Timing

01E 00701




Figure 37. POACH 2 CPU Write Timing




Figure 38. POACH 2 CPU Read Timing





Figure 39. POACH 2 REFRESH Timing

TEST LOADS



Output Load Circuit

Load Circuit for Open-Collector Output

R_L = 620 ohms for all outputs except the following.

 R_L = 220 ohms for:

POACH 1 pins PROCCLK -MEMR
-IOR -MEMW
-IOW INTA
SA0 ALE
SYSCLK


POACH 2 pins -IOR OSC

-IOW

01E 00703

POACH 1/POACH 2

T-49-17-01



84L PLCC PACKAGE DIMENSIONS

