FINAL

Am27X040

4 Megabit (524,288 x 8-Bit) CMOS ExpressROM™ Device

Advanced Micro Devices

DISTINCTIVE CHARACTERISTICS

- As an OTP EPROM alternative:
 - Factory optimized programming
 - Fully tested and quaranteed
- As a Mask ROM alternative:
 - Shorter leadtime
 - Lower volume per code
- Fast access time
 - 120 ns
- Single +5 V power supply
- Compatible with JEDEC-approved EPROM pinout

- **■** ±10% power supply tolerance
- High noise immunity
- Low power dissipation
 - 100 μA maximum CMOS standby current
- Available in Plastic Dual In-Line Package (PDIP) and Plastic Leaded Chip Carrier (PLCC)
- Latch-up protected to 100 mA from -1 V to Vcc +1 V
- Versatile features for simple interfacing
 - Both CMOS and TTL input/output compatibility
 - Two line control functions


GENERAL DESCRIPTION

The Am27X040 is a factory programmed and tested OTP EPROM. It is programmed after packaging prior to final test. Every device is rigorously tested under AC and DC operating conditions to your stable code. It is organized as 524,288 by 8 bits and is available in plastic dual in-line (PDIP) as well as plastic leaded chip carrier (PLCC) packages. ExpressROM devices provide a board-ready memory solution for medium to high volume codes with short leadtimes. This offers manufacturers a cost-effective and flexible alternative to OTP EPROMs and mask programmed ROMs.

Access times as fast as 120 ns allow operation with high-performance microprocessors with reduced WAIT states. The Am27X040 offers separate Output Enable (\overline{OE}) and Chip Enable (\overline{CE}) controls, thus eliminating bus contention in a multiple bus microprocessor system.

AMD's CMOS process technology provides high speed, low power, and high noise immunity. Typical power consumption is only 100 mW in active mode, and 100 μ W in standby mode.

BLOCK DIAGRAM



15654B-1

Publication# 15654 Rev. B Amendment/0 Issue Date: July 1993


	_
AMD	4
MINID	

PRODUCT SELECTOR GUIDE

Family Part No.	Am27X040				
Ordering Part No: Vcc ±5%	405			T	
V _{CC} ±10%	-125 -120	-150	-200	-250	
Max Access Time (ns)	120	150	200	250	
CE (E) Access (ns)	120	150	200	250	
OE (G) Access (ns)	50	65	75	100	

CONNECTION DIAGRAMS

Top View



Note:

 V_{SS}

1. JEDEC nomenclature is in parentheses.

Ground


PIN DESIGNATIONS LOGIC SYMBOL A0-A18 Address Inputs CE (E) Chip Enable Input A0-A18 DQ0-DQ7 DQ0-DQ7 Data Inputs/Outputs DU = No External Connection (Do Not Use) NC = No Internal Connection ŌE (G) CE (E) = Output Enable Input Vcc Vcc Supply Voltage Vpp Program Supply Voltage OE (G)

15654B-4

ORDERING INFORMATION

Standard Products

AMD standard products are available in several packages and operating ranges. The ordering number (Valid Combination) is formed by a combination of:



Valid Comb	inations
AM27X040-120	
AM27X040-125	_
AM27X040-150	PC, JC, PI, JI
AM27X040-200	
AM27X040-255	

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

FUNCTIONAL DESCRIPTION

Read Mode

The Am27X040 has two control functions, both of which must be logically satisfied in order to obtain data at the outputs. Chip Enable ($\overline{\text{CE}}$) is the power control and should be used for device selection. Output Enable ($\overline{\text{OE}}$) is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that addresses are stable, address access time (tacc) is equal to the delay from $\overline{\text{CE}}$ to output (tce). Data is available at the outputs toe after the falling edge of $\overline{\text{OE}}$, assuming that $\overline{\text{CE}}$ has been LOW and addresses have been stable for at least tacc—toe.

Standby Mode

The Am27X040 has a CMOS standby mode which reduces the maximum Vcc current to 100 $\mu A.$ It is placed in CMOS-standby when $\overline{\text{CE}}$ is at Vcc \pm 0.3 V. The Am27X040 also has a TTL-standby mode which reduces the maximum Vcc current to 1.0 mA. It is placed in TTL-standby when $\overline{\text{CE}}$ is at Vih. When in standby mode, the outputs are in a high-impedance state, independent of the $\overline{\text{OE}}$ input.

Output OR-Tieing

To accommodate multiple memory connections, a two-line control function is provided to allow for:

- Low memory power dissipation
- Assurance that output bus contention will not occur

It is recommended that $\overline{\text{CE}}$ be decoded and used as the primary device-selecting function, while $\overline{\text{OE}}$ be made a common connection to all devices in the array and connected to the READ line from the system control bus. This assures that all deselected memory devices are in their low-power standby mode and that the output pins are only active when data is desired from a particular memory device.

System Applications

During the switch between active and standby conditions, transient current peaks are produced on the rising and falling edges of Chip Enable. The magnitude of these transient current peaks is dependent on the output capacitance loading of the device. At a minimum, a 0.1 μF ceramic capacitor (high frequency, low inherent inductance) should be used on each device between Vcc and Vss to minimize transient effects. In addition, to overcome the voltage drop caused by the inductive effects of the printed circuit board traces on ExpressROM device arrays, a 4.7 μF bulk electrolytic capacitor should be used between Vcc and Vss for each eight devices. The location of the capacitor should be close to where the power supply is connected to the array.

MODE SELECT TABLE

Mode Pins	CE	ŌĒ	V _{PP}	Outputs
Read	VIL	VIL.	х	DOUT
Output Disable	VIL	ViH	×	Hi-Z
Standby (TTL)	ViH	Х	×	Hi-Z
Standby (CMOS)	Vcc ± 0.3 V	Х	×	Hi-Z

Note:

1. X = Either VIH or VIL



ABSOLUTE MAXIMUM RATINGS

Storage Temperature OTP Products
Ambient Temperature with Power Applied –55°C to +125°C
Voltage with Respect to V_{SS} All pins except Vcc -0.6 V to Vcc + 0.6 V
Vcc0.6 V to +7.0 V

Note:

1. Minimum DC voltage on input or I/O pins is -0.5 V. During transitions, the inputs may overshoot Vss to -2.0 V for periods of up to 20 ns. Maximum DC voltage on input and I/O pins is Vcc +0.5 V which may overshoot to Vcc +2.0 V for periods up to 20 ns.

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure of the device to absolute maximum rating conditions for extended periods may affect device reliability.

OPERATING RANGES

Commercial (C) Devices
Case Temperature (Tc) 0°C to +70°C
Industrial (I) Devices Case Temperature (Tc)40°C to +85°C
Supply Read Voltages
Vcc for Am27X040-XX5 +4.75 V to +5.25 V
Vcc for Am27X040-XX0 +4.50 V to +5.50 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over operating range unless otherwise specified (Notes 1, 2 and 4)

Parameter Symbol	Parameter Description	Test Conditions	Min	Max	Unit
Vон	Output HIGH Voltage	юн = - 400 μΑ	2.4	-	V
Vol	Output LOW Voltage	lo _L = 2.1 mA		0.45	V
ViH	Input HIGH Voltage		0.7 Vcc	Vcc+0.5	T v
VIL	Input LOW Voltage		-0.5	+0.8	V
lu .	Input Load Current	V _{IN} = 0 V to +V _{CC}		1.0	μА
lro	Output Leakage Current	Vour = 0 V to +Vcc		5.0	μА
kc1	Vcc Active Current (Note 3)	CE = V _{IL} , f = 5 MHz, lour = 0 mA		40	mA
lcc2	Vcc TTL Standby Current	CE = V _{IH}		1.0	mA
lcc3	Vcc CMOS Standby Current	CE = Vcc ± 0.3 V		100	μА

Notes:

- 1. V_{CC} must be applied simultaneously or before V_{PP} , and removed simultaneously or after V_{PP} .
- 2. Caution: The Am27X040 must not be removed from (or inserted into) a socket when V_{CC} or V_{PP} is applied.
- 3. I_{CC1} is tested with $\overline{OE} = V_{HI}$ to simulate open outputs.
- Minimum DC Input Voltage is −0.5 V. During transitions, the inputs may overshoot to −2.0 V for periods less than 20 ns.
 Maximum DC Voltage on output pins is V_{CC} + 0.5 V, which may overshoot to V_{CC} + 2.0 V for periods less than 20 ns.




Figure 1. Typical Supply Current vs. Frequency Vcc = 5.5 V, T = 25°C




Figure 2. Typical Supply Current vs. Temperature Vcc = 5.5 V, f = 5 MHz



CAPACITANCE

"			PD	PD 032		PL 032	
Parameter Symbol	Parameter Description	Test Conditions	Тур	Max	Тур	Max	Unit
CiN	Input Capacitance	V _{IN} = 0 V	10	12	8	10	pF
Соит	Output Capacitance	V _{OUT} = 0 V	12	15	9	12	pF

Notes:

- 1. This parameter is only sampled and not 100% tested.
- 2. $T_A = +25^{\circ}C$, f = 1 MHz.

SWITCHING CHARACTERISTICS over operating range unless otherwise specified (Notes 1, 3, and 4)

Para	ameter			· ·		Am27	X040		l
Sy	mbols Standard	Parameter Description	Test Conditions		-125 -120	-150	-200	-250	Unit
tavqv	tACC	Address to Output Delay	CE = OE = VIL	Min Max	— 120	— 150	200	 250	ns
†ELQV	tCE	Chip Enable to Output Delay	OE = VIL	Min Max	<u> </u>	— 150	 200	 250	ns
tGLQV	toE	Output Enable to Output Delay	CE = VIL	Min Max	<u> </u>	 55	<u> </u>	<u>—</u> 60	ns
1EHQZ	tDF (Note 2)	Chip Enable HIGH or Output Enable		Min	0	0	0	0	
tghqz	(140(8.2)	HIGH, whichever comes first, to Output Float		Max	30	30	40	60	ns
taxox toh Output Hold from	Min	Min	0	0	0	0	ns		
		Addresses, CE, or OE, whichever occurred first		Max	_	_	-		


Notes:

- 1. V_{CC} must be applied simultaneously or before V_{PP} , and removed simultaneously or after V_{PP} .
- 2. This parameter is only sampled and not 100% tested.
- 3. Caution: The Am27X040 must not be removed from or inserted into a socket or board when VPP or Vcc is applied.
- 4. Output Load: 1 TTL gate and C_L = 100 pF

Input Rise and Fall Times: 20 ns Input Pulse Levels: 0.45 V to 2.4 V


Timing Measurement Reference Level: 0.8 V and 2 V for inputs and outputs

SWITCHING TEST CIRCUIT



CL = 100 pF including jig capacitance


SWITCHING TEST WAVEFORM



15654B-8


AC Testing: Inputs are driven at 2.4 V for a Logic "1" and 0.45 V for a Logic "0." Input pulse rise and fall times are ≤ 20 ns.

KEY TO SWITCHING WAVEFORMS



KS000010

SWITCHING WAVEFORMS



Notes:

- 1. OE may be delayed up to tacc toE after the falling edge of the addresses without impact on tacc.
- 2. tpr is specified from OE or CE, whichever occurs first.