

# Am2919

Quad Register with Dual Three-State Outputs

## DISTINCTIVE CHARACTERISTICS

- Four D-type flip-flops
- Two sets of three-state outputs
- Polarity control on one set of outputs
- Buffered common clock enable
- Buffered common asynchronous clear
- Separate buffered common output enable for each set of outputs


## GENERAL DESCRIPTION

The Am2919 consists of four D-type flip-flops with a buffered common clock enable. Information meeting the set-up and hold time requirements of the D inputs is transferred to the flip-flop outputs on the LOW-to-HIGH transition of the clock. Data on the Q outputs of the flip-flops is enabled at the three-state outputs when the output control (OE) input is LOW. When the appropriate OE input is HIGH, the outputs are in the high impedance state. Two independent sets of outputs—W and Y—are provided such

that the register can simultaneously and independently drive two buses. One set of outputs contains a polarity control such that the outputs can either be inverting or non-inverting.

The device also features an active LOW asynchronous clear. When the clear input is LOW, the Q output of the internal flip-flops are forced LOW independent of the other inputs. The Am2919 is packaged in a space-saving (0.3-inch row spacing) 20-pin package.

## BLOCK DIAGRAM




## RELATED PRODUCTS

Part No.	Description
Am25LS2519	Quad Register
Am25LS2518	Quad D Register


# CONNECTION DIAGRAM Top View

P-20  
D-20  
F-20\*

L-20-1



CD004590




CD004600

\*F-20 pin configuration identical to D-20, P-20.


Note: Pin 1 is marked for orientation

## LOGIC SYMBOL



LS001000

## METALLIZATION AND PAD LAYOUT



DIE SIZE 0.083" x 0.089"

## ORDERING INFORMATION

AMD products are available in several packages and operating ranges. The order number is formed by a combination of the following: Device number, speed option (if applicable), package type, operating range and screening option (if desired).

Am2919

D

C

Screening Option  
Blank - Standard processing  
B - Burn-in

Temperature (See Operating Range)  
C - Commercial (0°C to +70°C)  
M - Military (-55°C to +125°C)

Package  
D - 20-pin Cerdip  
F - 20-pin flatpak  
L - 20-pin leadless chip carrier  
P - 20-pin plastic DIP  
X - Dice

Device type  
Quad Register

## Valid Combinations

Am2912

PC  
DC, DCB, DM,  
DMB  
FM, FMB  
LC, LCB, LM,  
LMB  
XC, XM

## Valid Combinations

Consult the AMD sales office in your area to determine if a device is currently available in the combination you wish.

## PIN DESCRIPTION


Pin No.	Name	I/O	Description
1, 4, 13, 16	$D_i$	I	Any of the four D flip-flop data lines.
17	$\bar{E}$	I	Clock Enable. When LOW, the data is entered into the register on the next clock LOW-to-HIGH transition. When HIGH, the data in the register remains unchanged, regardless of the data in.
9	CP	I	Clock Pulse. Data is entered into the register on the LOW-to-HIGH transition.
7, 8	$\overline{OE-W}$ , $\overline{OE-Y}$	I	Output Enable. When $\overline{OE}$ is LOW, the register is enabled to the output. When HIGH, the output is in the high-impedance state. The $\overline{OE-W}$ controls the W set of outputs, and $\overline{OE-Y}$ controls the Y set.
3, 6, 11, 14	$Y_i$	O	Any of the four non-inverting three-state output lines.
2, 5, 12, 15	$W_i$	O	Any of the four three-state outputs with polarity control.
18	POL	I	Polarity Control. The $W_i$ outputs will be non-inverting when POL is LOW, and when it is HIGH, the outputs are inverting.
19	$\overline{CLR}$	I	Asynchronous Clear. When $\overline{CLR}$ is LOW, the internal Q flip-flops are reset to LOW.

### GUARANTEED LOADING RULES OVER OPERATING RANGE (In Unit Loads)

A Low-Power Schottky TTL Unit Load is defined as 20 $\mu$ A measured at 2.7V HIGH and -0.36mA measured at 0.4V LOW.

Pin No.'s	Input/Output	Input Load	Output HIGH		Output LOW	
			MIL	COM'L	MIL	COM'L
1	$D_0$	1.0	-	-	-	-
2	$W_0$	-	50	130	33	33
3	$Y_0$	-	50	130	33	33
4	$D_1$	1.0	-	-	-	-
5	$W_1$	-	50	130	33	33
6	$Y_1$	-	50	130	33	33
7	$\overline{OE-W}$	1.0	-	-	-	-
8	$\overline{OE-Y}$	1.0	-	-	-	-
9	CP	1.0	-	-	-	-
10	GND	-	-	-	-	-
11	$Y_2$	-	50	130	33	33
12	$W_2$	-	50	130	33	33
13	$D_2$	1.0	-	-	-	-
14	$Y_3$	-	50	130	33	33
15	$W_3$	-	50	130	33	33
16	$D_3$	1.0	-	-	-	-
17	$\bar{E}$	1.0	-	-	-	-
18	POL	1.0	-	-	-	-
19	$\overline{CLR}$	1.0	-	-	-	-
20	$V_{CC}$	-	-	-	-	-

### LOW-POWER SCHOTTKY INPUT/OUTPUT CURRENT INTERFACE CONDITIONS



IC000090


Note: Actual current flow direction shown.

## FUNCTION TABLE

Function	Inputs							Internal	Outputs	
	CP	D <sub>I</sub>	E	CLR	POL	OE-W	OE-Y	Q	W <sub>I</sub>	Y <sub>I</sub>
Output Three-State Control	X	X	X	X	X	H	L	NC	Z	Z
	X	X	X	X	X	H	H	NC	Enabled	Enabled
	X	X	X	X	X	L	L	NC	Z	Z
	X	X	X	X	X	L	L	NC	Enabled	Enabled
W <sub>I</sub> Polarity	X	X	X	X	L	L	L	NC	Non-Inverting Inverting	Non-Inverting Non-Inverting
	X	X	X	X	H	L	L	NC		
Asynchronous Clear	X	X	X	L	L	L	L	L	L	L
	X	X	X	L	H	L	L	L	H	L
Clock Enabled	↑	X	H	H	X	X	X	NC	NC	NC
	↑	L	L	H	L	L	L	L	L	L
	↑	L	L	H	H	L	L	L	H	L
	↑	H	L	H	L	L	L	H	H	H
	↑	H	L	H	H	L	L	H	L	H

L = LOW  
H = HIGH  
Z = High Impedance  
NC = No Change  
X = Don't Care  
↑ = LOW-to-HIGH Transition

## APPLICATION



AF001850

The Am2919 provides for easy control of the selection of source and destination register addresses for the Am2901. These controls can emanate from both the instruction register and the pipeline register. The control is accomplished by three-state action at the Am2919 outputs. Four different register outputs can be selected by the B address which is the destination register in the Am2901. Two registers can be selected for the Am2901 A input which is a second RAM source.

The other pair of three-state outputs can be used for function control select as shown with the Am2921. Here, bit set, bit clear, bit toggle and bit test on any of the 16 bits can be performed.

**ABSOLUTE MAXIMUM RATINGS**

Storage Temperature ..... -65°C to +150°C  
 (Ambient) Temperature Under Bias ..... -55°C to +125°C  
 Supply Voltage to Ground Potential  
   Continuous ..... -0.5V to +7.0V  
 DC Voltage Applied to Outputs For  
   High Output State ..... -0.5V to +V<sub>CC</sub> max  
 DC Input Voltage ..... -0.5V to +7.0V  
 DC Output Current, Into Outputs ..... 30mA  
 DC Input Current ..... -30mA to +5.0mA

*Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.*

**OPERATING RANGES****Commercial (C) Devices**

Temperature ..... 0°C to +70°C  
 Supply Voltage ..... +4.75V to +5.25V

**Military (M) Devices**

Temperature ..... -55°C to +125°C  
 Supply Voltage ..... +4.5V to +5.5V  
*Operating ranges define those limits over which the functionality of the device is guaranteed.*

**DC CHARACTERISTICS** over operating range unless otherwise specified

Parameters	Description	Test Conditions (Note 2)		Min	Typ (Note 1)	Max	Units
V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> = MIN V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	MIL, I <sub>OH</sub> = -1.0mA COM'L, I <sub>OH</sub> = -2.6mA	2.4 2.4	3.4 3.4		Volts
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = MIN, V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OL</sub> = 4.0mA I <sub>OL</sub> = 8.0mA I <sub>OL</sub> = 12mA			0.4 0.45 0.5	Volts
V <sub>IH</sub>	Input HIGH Level	Guaranteed input logical HIGH voltage for all inputs		2.0			Volts
V <sub>IL</sub>	Input LOW Level	Guaranteed input logical LOW voltage for all inputs				0.7 0.8	Volts
V <sub>I</sub>	Input Clamp Voltage	V <sub>CC</sub> = MIN, I <sub>IN</sub> = -18mA				-1.5	Volts
I <sub>IL</sub>	Input LOW Current	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 0.4V				-0.36	mA
I <sub>IH</sub>	Input HIGH Current	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 2.7V				20	μA
I <sub>I</sub>	Input HIGH Current	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 7.0V				0.1	mA
I <sub>O</sub>	Off-State (High-Impedance) Output Current	V <sub>CC</sub> = MAX	V <sub>O</sub> = 0.4V V <sub>O</sub> = 2.4V			-20 20	μA
I <sub>SC</sub>	Output Short Circuit Current (Note 3)	V <sub>CC</sub> = MAX		-15		-85	mA
I <sub>CC</sub>	Power Supply Current (Note 4)	V <sub>CC</sub> = MAX	MIL COM'L		24 24	36 39	mA

Notes: 1. Typical limits are at V<sub>CC</sub> = 5.0V, 25°C ambient and maximum loading.  
 2. For conditions shown as MIN or MAX, use the appropriate value specified under Operating Ranges for the applicable device type.  
 3. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.  
 4. Inputs grounded; outputs open.

**SWITCHING CHARACTERISTICS** ( $T_A = +25^\circ\text{C}$ ,  $V_{CC} = 5.0\text{V}$ )

Parameters	Description		Test Conditions	Min	Typ	Max	Units
t <sub>PHL</sub>	Clock to Y <sub>i</sub>		C <sub>L</sub> = 15pF R <sub>L</sub> = 2.0kΩ		22	33	ns
t <sub>PHL</sub>					20	30	
t <sub>PLH</sub>	Clock to W <sub>i</sub> (Either Polarity)				24	36	ns
t <sub>PHL</sub>					24	36	
t <sub>PHL</sub>	Clear to Y <sub>i</sub>				29	43	ns
t <sub>PLH</sub>	Clear to W <sub>i</sub>				25	37	ns
t <sub>PHL</sub>					30	45	
t <sub>PLH</sub>	Polarity to W <sub>i</sub>				23	34	ns
t <sub>PHL</sub>					25	37	
t <sub>pw</sub>	Clear				18		ns
t <sub>pw</sub>	Clock Pulse Width	LOW			15		ns
		HIGH			18		
t <sub>s</sub>	Data				15		ns
t <sub>h</sub>	Data				5		ns
t <sub>s</sub>	Data Enable				20		ns
t <sub>h</sub>	Data Enable				0		ns
t <sub>s</sub>	Set-up Time, Clear Recovery (Inactive) to Clock				20	15	ns
t <sub>ZH</sub>	Output Enable to W or Y				11	17	ns
t <sub>ZL</sub>					13	20	
t <sub>HZ</sub>	Output Enable to W or Y		C <sub>L</sub> = 5.0pF R <sub>L</sub> = 2.0kΩ		13	20	ns
t <sub>LZ</sub>					11	17	
f <sub>max</sub>	Maximum Clock Frequency (Note 1)		C <sub>L</sub> = 15pF R <sub>L</sub> = 2.0kΩ	35	45		MHz

Note 1. Per industry convention, f<sub>max</sub> is the worst case value of the maximum device operating frequency with no constraints on t<sub>r</sub>, t<sub>f</sub>, pulse width or duty cycle.

**SWITCHING CHARACTERISTICS** over operating range unless otherwise specified\*

				Commercial		Military		
				Am2919		Am2919		
Parameters	Description		Test Conditions	Min	Max	Min	Max	Units
t <sub>PLH</sub>	Clock to Y <sub>i</sub>		C <sub>L</sub> = 50pF R <sub>L</sub> = 2.0kΩ		39		42	ns
t <sub>PHL</sub>					39		45	
t <sub>PLH</sub>	Clock to W <sub>i</sub> (Either Polarity)				41		43	ns
t <sub>PHL</sub>					44		48	
t <sub>PHL</sub>	Clear to Y <sub>i</sub>				52		58	ns
t <sub>PLH</sub>	Clear to W <sub>i</sub>				42		43	ns
t <sub>PHL</sub>					51		53	
t <sub>PLH</sub>	Polarity to W <sub>i</sub>				41		45	ns
t <sub>PHL</sub>					42		44	
t <sub>pw</sub>	Clear			20		20		ns
t <sub>pw</sub>	Clock	LOW		20		20		ns
		HIGH		20		20		
t <sub>s</sub>	Data			15		15		ns
t <sub>h</sub>	Data			10		10		ns
t <sub>s</sub>	Data Enable			25		25		ns
t <sub>h</sub>	Data Enable			0		0		ns
t <sub>s</sub>	Set-up Time, Clear Recovery (Inactive) to Clock		23		24		ns	
t <sub>ZH</sub>	Output Enable to W <sub>i</sub> or Y <sub>i</sub>			24		27	ns	
t <sub>ZL</sub>				29		35		
t <sub>HZ</sub>	Output Enable to W <sub>i</sub> or Y <sub>i</sub>		C <sub>L</sub> = 5.0pF R <sub>L</sub> = 2.0kΩ		33		45	ns
t <sub>LZ</sub>				22		26		
f <sub>max</sub>	Maximum Clock Frequency (Note 1)		C <sub>L</sub> = 50pF R <sub>L</sub> = 2.0kΩ	30		25		MHz

\*Switching Characteristics' performance over the operating temperature range is guaranteed by testing defined in Group A, Subgroup 9.