# Am2919

Quad Register with Dual Three-State Outputs

### DISTINCTIVE CHARACTERISTICS

- Four D-type flip-flops
- Two sets of three-state outputs
- · Polarity control on one set of outputs
- Buffered common clock enable

- Buffered common asynchronous clear
- Separate buffered common output enable for each set of outputs


#### **GENERAL DESCRIPTION**

The Am2919 consists of four D-type flip-flops with a buffered common clock enable. Information meeting the set-up and hold time requirements of the D inputs is transferred to the flip-flop outputs on the LOW-to-HIGH transition of the clock. Data on the Q outputs of the flip-flops is enabled at the three-state outputs when the output control ( $\overline{OE}$ ) input is LOW. When the appropriate  $\overline{OE}$  input is HIGH, the outputs are in the high impedance state. Two independent sets of outputs—W and Y—are provided such

that the register can simultaneously and independently drive two buses. One set of outputs contains a polarity control such that the outputs can either be inverting or non-inverting.

The device also features an active LOW asynchronous clear. When the clear input is LOW, the Q output of the internal flip-flops are forced LOW independent of the other inputs. The Am2919 is packaged in a space-saving (0.3-inch row spacing) 20-pin package.

### **BLOCK DIAGRAM**



### RELATED PRODUCTS

Part No.	Description				
Am25LS2519	Quad Register				
Am25LS2518	Quad D Register				


03597B

5-184


# **CONNECTION DIAGRAM Top View** P-20 L-20-1 D-20 F-20\* CD004590 CD004600 \*F-20 pin configuration identical to D-20, P-20.

Note: Pin 1 is marked for orientation






LOGIC SYMBOL



### ORDERING INFORMATION

AMD products are available in several packages and operating ranges. The order number is formed by a combination of the following: Device number, speed option (if applicable), package type, operating range and screening option (if desired).



Valid Con	nbinations
Am2912	PC DC, DCB, DM, DMB FM, FMB LC, LCB, LM, LMB XC, XM

#### **Valid Combinations**

Consult the AMD sales office in your area to determine if a device is currently available in the combination you wish.

03597B

5-185

### PIN DESCRIPTION


Pin No.	Name	1/0	Description
1, 4, 13, 16	Di	1	Any of the four D flip-flop data lines.
17	Ē	1	Clock Enable. When LOW, the data is entered into the register on the next clock LOW-to-HIGH transition. When HIGH, the data in the register remains unchanged, regardless of the data in.
9	СР	T	Clock Pulse. Data is entered into the register on the LOW-to-HIGH transition.
7, 8	OE-W, OE-Y	1	Output Enable. When $\overline{\text{OE}}$ is LOW, the register is enabled to the output. When HIGH, the output is in the high-impedance state. The $\overline{\text{OE-W}}$ controls the W set of outputs, and $\overline{\text{OE-Y}}$ controls the Y set.
3, 6, 11, 14	Yi	0	Any of the four non-inverting three-state output lines.
2, 5, 12, 15	Wi	0	Any of the four three-state outputs with polarity control.
18	POL	1	Polarity Control. The W <sub>i</sub> outputs will be non-inverting when POL is LOW, and when it is HIGH, the outputs are inverting.
19	CLR	1	Asynchronous Clear. When CLR is LOW, the internal Q flip-flops are reset to LOW.

# GUARANTEED LOADING RULES OVER OPERATING RANGE (In Unit Loads)

A Low-Power Schottky TTL Unit Load is defined as  $20\mu\text{A}$  measured at 2.7V HIGH and -0.36mA measured at 0.4V LOW.

Pin	input/	Input		Output HIGH		utput .OW
No.'s	Output	Load	MIL COM'L		MIL	COM'L
1	D <sub>0</sub>	1.0	-			
2	w <sub>o</sub>	_	50	130	33	33
3	Yo	-	50	130	33	33
4	D <sub>1</sub>	1.0		_	_	
5	W <sub>1</sub>	-	50	130	33	33
6	Y1	-	50	130	33	33
7	OE-W	1.0				
8	ŌĒ-Ÿ	1.0	_		-	
9	СР	1.0	_	-		
10	GND	-	_	-		
11	Y <sub>2</sub>		50	130	33	33
12	W <sub>2</sub>		50	130	33	33
13	D <sub>2</sub>	1.0	_		-	
14	Y3	-	50	130	33	33
15	Wз		50	130	33	33
16	D <sub>3</sub>	1.0	-	_	-	
17	Ē	1.0	_		_	
18	POL	1.0		_	-	
19	CLR	1.0	_	_	_	_
20	Vcc	-		_	_	

# LOW-POWER SCHOTTKY INPUT/OUTPUT CURRENT INTERFACE CONDITIONS



IC000090


Note: Actual current flow direction shown.

03597B

FUNCTION TABLE											
		Inputs						Internal	Outputs		
Function		Di	Ē	CLR	POL	OE-W	OE-Y	Q	Wi	Yi	
Output Three-State Control	X X X	X X X	X X X	X X X	X X X	H L H L	L H H L	NC NC NC NC	Z Enabled Z Enabled	Enabled Z Z Enabled	
W <sub>i</sub> Polarity	×	X	X	X X	L H	L L	L L	NC NC	Non-Inverting Inverting	Non-Inverting Non-Inverting	
Asynchronous Clear	X	X	X	L L	L H	L L	L L	L	L H	L	
Clock Enabled	1 1	XLLHH	HLLL	1111	X L H L	X L L	X L L	NC L H	NC L H	NC L H H	

L = LOW

## **APPLICATION**



AF001850

The Am2919 provides for easy control of the selection of source and destination register addresses for the Am2901. These controls can emanate from both the instruction register and the pipeline register. The control is accomplished by three-state action at the Am2919 outputs. Four different register outputs can be selected by the B address which is the destination register in the Am2901. Two registers can be selected for the Am2901 A input which is a second RAM source.

The other pair of three-state outputs can be used for function control select as shown with the Am2921. Here, bit set, bit clear, bit toggle and bit test on any of the 16 bits can be performed.

03597B

5-187

H = HIGH

Z = High Impedance NC = No Change X = Don't Care

t = LOW-to-HIGH Transition

## ABSOLUTE MAXIMUM RATINGS

Storage Temperature65°C to +150°C (Ambient) Temperature Under Bias55°C to +125°C
Supply Voltage to Ground Potential
Continuous0.5V to +7.0V
DC Voltage Applied to Outputs For
High Output State0.5V to +V <sub>CC</sub> max
DC Input Voltage0.5V to +7.0V
DC Output Current, Into Outputs
DC Input Current30mA to +5.0mA

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

### **OPERATING RANGES**

Commercial (C) Devices Temperature	
Military (M) Devices Temperature	+ 4.5V to + 5.5V
ality of the device is guaranteed.	over when the randies.

DC CHARACTERISTICS over operating range unless otherwise specified

Parameters	Description	Test Conditions (Note 2)			Min	Typ (Note 1)	Max	Unita
		V <sub>CC</sub> = MIN	MIL, IOH =	- 1.0mA	2.4	3.4		
Voн	Output HIGH Voltage	VIN = VH or VIL	COM'L, IOH	= -2.6mA	2.4	3.4		Volts
			I <sub>OL</sub> = 4.0mA	\			0.4	
	C. t. a I CW Veltone	V <sub>CC</sub> = MIN,	IOL = 8.0mA	\			0.45	Volts
VOL	Output LOW Voltage	VIN = VIH or VIL	I <sub>OL</sub> = 12mA			· · · · · · · · · · · · · · · · · · ·	0.5	1
ViH	Input HIGH Level	Guaranteed input logical HIGH voltage for all inputs			2.0			Volte
		Guaranteed input log	ion I OW	MIL			0.7	Ĺ
VIL	Input LOW Level	voltage for all inputs		COM.F			0.8	Volts
Vı	Input Clamp Voltage	V <sub>CC</sub> = MIN, I <sub>IN</sub> = -18	lmA				- 1.5	Volts
lir.	Input LOW Current	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 0.	4V				-0.36	mA
hн	Input HIGH Current	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 2.	7V				20	μΑ
1	Input HIGH Current	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 7.	0V				0.1	mA
·	Off-State (High-Impedance)		V <sub>O</sub> = 0.4V				-20	
ю	Output Current	V <sub>CC</sub> = MAX	$V_0 = 2.4V$				20	μΑ
Isc	Output Short Circuit Current (Note 3)	V <sub>CC</sub> = MAX			-15		-85	mA
	<u> </u>			MIL		24	36	]
loc	Power Supply Current (Note 4)	V <sub>CC</sub> = MAX		COM'L		24	39	mA

Notes: 1. Typical limits are at V<sub>CC</sub> = 5.0V, 25°C ambient and maximum loading.

2. For conditions shown as MIN or MAX, use the appropriate value specified under Operating Ranges for the applicable device type.

3. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.

4. Inputs grounded: outputs open.

03597B

# SWITCHING CHARACTERISTICS ( $T_A = +25$ °C, $V_{CC} = 5.0$ V)

Parameters	Description	Description		Min	Тур	Max	Units
tPHL	Clock to V				22	33	
<sup>t</sup> PHL	Clock to Yi				20	30	ns
t <sub>PLH</sub>	Clock to Wi				24	36	
t <sub>PHL</sub>	(Either Polarity)				24	36	ns
t <sub>PHL</sub>	Clear to Yi	Clear to Yi			29	43	ns
t <sub>PLH</sub>	Clear to Wi		•		25	37	
t <sub>PHL</sub>	Clear to Wi				30	45	ns
tpLH	Polarity to Wi				23	34	
tpHL	Polarity to W;		C <sub>L</sub> = 15pF		25	37	ns
t <sub>pw</sub>	Clear	Clear		18			ns
	Clock Pulse Width	LOW		15			
t <sub>pw</sub>	Clock Pulse Width	HIGH	18			ns	
t <sub>s</sub>	Data			15			ns
t <sub>h</sub>	Data			5			ns
ts	Data Enable			20			ns
th	Data Enable			0			ns
ts	Set-up Time, Clear Recovery (Inactive) to Clock	<b>、</b>		20	15		ns
tzH	Outrus Frankla to M. or V	05			11	17	
tzL	Output Enable to W or Y				13	20	ns
t <sub>HZ</sub>	Output Enable to W or Y				13	20	
tLZ	Output Enable to W or 1		$C_L = 5.0 pF$ $R_L = 2.0 k\Omega$		11	17	ns
f <sub>max</sub>	Maximum Clock Frequency	(Note 1)	$C_L = 15pF$ $R_L = 2.0k\Omega$	35	45		MHz

Note 1. Per industry convention, f<sub>max</sub> is the worst case value of the maximum device operating frequency with no constraints on t<sub>r</sub>, t<sub>f</sub>, pulse width or duty cycle.

# SWITCHING CHARACTERISTICS over operating range unless otherwise specified\*

				Comn	nercial	Mili	tary	
				Am	2919	Am2919		
Parameters	Descriptio	n	Test Conditions	Min	Max	Min	Max	Units
†PLH			•		39		42	ns
†PHL	Clock to Yi				39		45	113
tpLH	Clock to Wi				41		43	ns
t <sub>PHL</sub>	(Either Polarity)				44		48	
tpHL	Clear to Yi				52		58	ns
tpLH	Clear to Wi				42		43	ns
t <sub>PHL</sub>	Creal to VV				51	ļ	53	
tplH	Polarity to Wi				41		45	ns
tpHL			C <sub>L</sub> = 50pF		42		44	
t <sub>pw</sub>	Clear		$R_L = 2.0 k\Omega$	20	ļ	20		ns
•	Clock	LOW		20		20		ns
t <sub>pw</sub>	Olock	HIGH		20		20		
ts	Data			15		15		ns
th	Data			10		10		ns
ts	Data Enable			25		25	<u> </u>	ns
th	Data Enable			0		0		ns
ts	Set-up Time, Clear Recovery (Inactive) to	Clock		23		24		ns
tzH	O to a Frankla to 19/ o	- V.			24		27	ns
†ZL	Output Enable to Wi or Yi				29		35	<u> </u>
tHZ	Output Enable to Wi o		C <sub>L</sub> = 5.0pF		33	<u> </u>	45	ns
tLZ	Output Enable to W; o	, , ,	$R_L = 2.0k\Omega$		22	L	26	
f <sub>max</sub>	Maximum Clock Freque	ency (Note 1)	$C_L = 50 pF$ $R_L = 2.0 k\Omega$	30		25		MHz

<sup>\*</sup>Switching Characteristics' performance over the operating temperature range is guaranteed by testing defined in Group A, Subgroup 9.