# Am2920

Octal D-Type Flip-Flop with Clear, Clock Enable and Three-State Control

#### DISTINCTIVE CHARACTERISTICS

- · Buffered common clock enable input
- Buffered common asynchronous clear input
- Three-state outputs

 8-bit, high-speed parallel register with positive edgetriggered. D-type flip-flops


### **GENERAL DESCRIPTION**

The Am2920 is an 8-bit register built using advanced Low-Power Schottky technology. The register consists of eight D-type flip-flops with a buffered common clock, a buffered common clock enable, a buffered asynchronous clear input, and three-state outputs.

When the clear input is LOW, the internal flip-flops of the register are reset to logic 0 (LOW), independent of all other inputs. When the clear input is HIGH, the register operates in the normal fashion.

When the three-state output enable  $(\overline{OE})$  input is LOW, the Y outputs are enabled and appear as normal TTL outputs. When the output enable  $(\overline{OE})$  input is HIGH, the Y outputs are in the high impedance (three-state) condition. This does not affect the internal state of the flip-flop Q output.

The clock enable input ( $\bar{E}$ ) is used to selectively load data into the register. When the  $\bar{E}$  input is HIGH, the register will retain its current data. When the  $\bar{E}$  is LOW, new data is entered into the register on the LOW-to-HIGH transition of the clock input.




### **RELATED PRODUCTS**

Part No.	Description
Am25LS2520	Octal D-type Flip-Flop
Am2918	Quad D-Registers
Am2954/55	Octal D-Registers
Am29821-26	8, 9, 10-Bit Registers

03598A

5-191

Refer to Page 13-1 for Essential Information on Military Devices



Package D- 22-pin CERDIP F-24-pin flatpak L - 28-pin leadless chip carrier P-22-pin plastic DIP X-Dice Device type

Octal D-Type Flip-Flop

**Valid Combinations** 

Consult the AMD sales office in your area to determine if a device is currently available in the combination you wish.

03598A

5-192

Refer to Page 13-1 for Essential Information on Military Devices

#### PIN DESCRIPTION Pin No. Name 1/0 Description ı The D flip-flop data inputs. Di CLB When the clear input is LOW, the Qi outputs are LOW, regardless of the other inputs. When the clear input is HIGH, data can be entered into the register. CP Clock Pulse for the Register; enters data into the register on the LOW-to-HIGH transition. 10 0 The register three-state outputs. Clock Enable. When the clock enable is LOW, data on the $D_i$ input is transferred to the $Q_i$ output on the LOW-to-HIGH clock transition. When the clock enable is HIGH, the $Q_i$ outputs do not change state, regardless of the data 21 or clock input transitions. Output Control. When the $\overline{OE}$ input is HIGH, the Y<sub>i</sub> outputs are in the high impedance state. When the $\overline{OE}$ input is LOW, the TRUE register data is present at the Y<sub>i</sub> outputs. ŌĒ 20

## GUARANTEED LOADING RULES OVER OPERATING RANGE (In Unit Loads)

A Low-Power Schottky TT2 Unit Load is defined as  $20\mu\text{A}$  measured at 2.7V HIGH and -0.36mA measured at 0.4V LOW.

	LOW.	Am2920					
Pin No.'s	Input/ Output	Output Input HIGH Load MIL COM'L			L	utput .OW COM'L	
1	CLR	1	<del>-</del>	-	-		
2	Yo	_	50	130	22	22	
3	D <sub>0</sub>	1		-	-	_	
4	D <sub>1</sub>	1	-	_	-	-	
5	Υ1	-	50	130	22	22	
6	Y <sub>2</sub>	-	50	130	22	22	
7	D <sub>2</sub>	1	-	-	_	_	
8	D <sub>3</sub>	1	_	-		<u>-</u>	
9	Y3	_	50	130	22	22	
10	CP	1	_	-		-	
11	GND	-	_	-	-	_	
12	Y4	-	50	130	22	22	
13	D <sub>4</sub>	1	-	_			
14	D <sub>5</sub>	1	-		-		
15	Y <sub>5</sub>	-	50	130	22	22	
16	Y <sub>6</sub>	-	50	130	22	22	
17	D <sub>6</sub>	1	_			_	
18	D <sub>7</sub>	1	_	_	_		
19	Y <sub>7</sub>	-	50	130	22	22	
20	ŌĒ	1.	_	_	_		
21	Ē	1		_			
22	Vcc	-		-	-		

### **FUNCTION TABLE**

	Inputs				Internal	Outputs	
Function	ŌĒ	DE CLR E DI CP		Qi	Yi		
Hi-Z	Н	х	X	Χ.	×	X	z
Clear	H	L	X	X X	X X	L L	Z L
Hold	H	Н	H H	X X	X X	NG NC	Z NC
Load	HHLL	H H H	1 L L L	LHLH	† † †	L H L	Z Z L H

H = HIGH

L = LOW


X = Don't Care

NC = No Change

† = LOW-to-HIGH transition

Z = High-Impedance

## LOW-POWER SCHOTTKY INPUT/OUTPUT CURRENT INTERFACE CONDITIONS



Note: Actual current flow direction shown.

03598A

03598A

Refer to Page 13-1 for Essential Information on Military Devices

### ABSOLUTE MAXIMUM RATINGS

Storage Temperature	65°C to +150°C
(Ambient) Temperature Under Bias	
Supply Voltage to Ground Potential	
Continuous	0.5V to +7.0V
DC Voltage Applied to Outputs For	
High Output State	0.5V to +V <sub>CC</sub> max
DC Input Voltage	0.5V to +7.0V
DC Output Current, Into Outputs	30mA
DC Input Current	30mA to +5.0mA

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

#### **OPERATING RANGES**

Commercial (C) Devices	
Temperature	0°C to +70°C
Supply Voltage	+ 4.75V to + 5.25V
Military (M) Devices	
Temperature	55°C to +125°C
Supply Voltage	+ 4.5V to + 5.5V
Operating ranges define those limit	s over which the function-
ality of the device is quaranteed.	

## DC CHARACTERISTICS over operating range unless otherwise specified

Parameters	Description	Test Conditions (Note 2)			Min	Typ (Note 1)	Max	Units
	Vcc = MIN	MIL, I <sub>OH</sub> = -1.0mA		2.4	3.4			
VOH	Output HIGH Voltage	VIN = VIH or VIL				3.4		Volts
		V <sub>CC</sub> = MIN	I <sub>OL</sub> = 4.0m/	١			0.4	
VOL	Output LOW Voltage	VIN = VIH or VIL					0.45	Volts
V <sub>iH</sub>	Input HIGH Level	Guaranteed input logical HIGH voltage for all inputs		2.0			Volts	
		Guaranteed input I	ogical LOW	MIL			0.7	Voits
VIL	Input LOW Level	voltage for all in		COM'L			8.0	
VI	Input Clamp Voltage	V <sub>CC</sub> = MIN, I <sub>IN</sub> = -18mA					1.5	Volts
VIL	Input LOW Current	VCC - MAX, VIN	= 0.4V				-0.36	₹nA
Чн	Input HIGH Current	V <sub>CC</sub> = MAX, V <sub>IN</sub>	= 2.7V				20	μΑ
l <sub>l</sub>	Input HIGH Current	V <sub>CC</sub> = MAX, V <sub>IN</sub>	− 7.0V				0.1	mA
	Off-State (High-Impedance)		V <sub>O</sub> = 0.4V				20	] .
lo	Output Current	V <sub>O</sub> = 2.4V				20	μΑ	
Isc	Output Short Circuit Current (Note 3)	V <sub>CC</sub> = MAX			- 15		-85	mA
loc	Power Supply Current (Note 4)	V <sub>CC</sub> = MAX				24	37	mA

Notes: 1. Typical limits are at V<sub>CC</sub> = 5.0V, 25°C ambient and maximum loading.
2. For conditions shown as MiN or MAX, use the appropriate value specified under Operating Ranges for the applicable device type.
3. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.
4. All outputs open, E = GND, D, inputs = CLR OE = 4.5V. Apply momentary ground, then 4.5V to clock input.

## SWITCHING CHARACTERISTICS (TA = +25°C, VCC = 5.0V)

Parameters	Description		Test Conditions	Min	Тур	Max	Units
tPLH	Clock to Yi (OE LOW)		-		18	27	ns
t <sub>PHL</sub>					24	36	
tPHL	Clear to Y				22	35	ns
t <sub>s</sub>	Data (D <sub>i</sub> )			10	3		ns
th	Data (Di)			10	3		ns
	Active	1	15	10			
ts	Enable (Ē)	Inactive	$C_L = 15pF$ $R_L = 2.0k\Omega$	20	12		ns
th	Enable (Ē)		$R_L = 2.0 k\Omega$	0	0		ns
ts	Clear Recovery (In-Active) to Clock			11	7		ns
		HIGH	1	20	14		ns
t <sub>pw</sub>	Clock	LOW		25	13		
t <sub>pw</sub>	Clear			20	13		ns
tzH					9	13	
tzı	→ OE to Y <sub>i</sub>				14	21	ns
thz			$C_L = 5.0 pF$ $R_L = 2.0 k\Omega$		20	30	ns
t <sub>LZ</sub>	OE to Yi				24	36	
fmax	Maximum Clock Free	quency (Note 1)			40		MHz

Note 1. Per industry convention, f<sub>max</sub> is the worst case value of the maximum device operating frequency with no contraints on t<sub>r</sub>, t<sub>f</sub>, pulse width or duty cycle.

### SWITCHING CHARACTERISTICS over operating range unless otherwise specified\*

				COMMERCIAL Am2920		MILITARY Am2920		
Parameters	Description		Test Conditions	Min	Max	Min	Max	Units
<sup>t</sup> PLH	Clock to Yi (OE LOW)				33		39	ns
†PHL					45		54	
tphL			7		43		51	ns
ts	Data (D <sub>i</sub> )		7	12		15		ns ns ns
1 <sub>h</sub>	Data (D <sub>i</sub> )		C <sub>L</sub> = 50pF	12		15		
l <sub>s</sub>	Enable (Ē)	Active		17		20		
		Inactive		20		23		
th	Enable (Ē)		R <sub>L</sub> = 2.0kΩ	0		0		ns
ts	Clear Recovery (In-Active) to Clock		7	13		15		ns
	HIGH		7	25		30		ns
t <sub>pw</sub>	Clock	LOW		30		35		1115
t <sub>pw</sub>	Clear		7	22		25		ns
tzh					19		25	
tzL	OE to Yi				30		39	ns
thz	T_		C <sub>L</sub> = 5.0pF		35		40	T
tLZ	— OE to Y <sub>i</sub>		R <sub>L</sub> = 2.0KΩ		39		42	ns
f <sub>max</sub>	Maximum Clock Fr	equency (Note 1)		25		20		MHz

<sup>\*</sup>Switching Characteristics' performance over the operating temperature range is guaranteed by testing defined in Group A, Subgroup 9.