Am2927/Am2928

Quad Three-State Bus Transceivers With Clock Enable

DISTINCTIVE CHARACTERISTICS

- Three-state bus driver outputs can sink 48mA, and Three-state receiver outputs sink 24mA — both at 0.5V max.
- · D-type register on drivers
- Latch output on Am2927; Registered output on Am2928
- Output data to input wrap around gating; Input register to output transfer gating with or without driving data bus
- Clock enabled registers
- 3.0V minimum V_{OH} for direct interface to MOS microprocessors

GENERAL DESCRIPTION

The Am2927 and Am2928 are high-performance, low-power Schottky, quad bus transceivers intended for use in bipolar or MOS microprocessor system applications.

Both devices feature register enable lines which function as clock enables without introducing gate delay in the clock inputs. The four transceivers share common enables, clock, select and three-state control lines.

The Am2927 consists of four D-type edge-triggered flipflops. Each flip-flop output is connected to a three-state data bus driver and separately to the input of a corresponding receiver latch input. The receiver latch can select input from the driver or the data bus. The select line determines the source of input data for the bus driver choosing between input data or data recirculated from the receiver output. The receiver output also has a three-state output buffer.

The combination of the select input, S, the driver input enable, ENDR, and the receiver latch enable, RLE, provide seven different data path operating modes not available in


other transceivers. For example, transmitted data can be stored in the receiver for subsequent retransmission. Also, received data can be output to the system and simultaneously fed back to the driver input.


The Am2928 is similar to the Am2927, but with a D-type edge-triggered register in the receiver and a receiver enable, ENREC, which functions as a common clock enable.

Data from each D input is inverted at the bus output. Likewise, data at the bus input is inverted at the receiver output.

All three-state controls and enable lines are active low (the Am2927 receiver latch is transparent when $\overline{\rm RLE}$ is LOW). The select input, S, determines whether the enabled driver input accepts data from the data input, D, or from the corresponding receiver output, Y. Similarly, the select line determines whether the receiver accepts input data from the data bus, or the driver output.

BLOCK DIAGRAM





Am2928


01032B


5-236

Refer to Page 13-1 for Essential Information on Military Devices




D-20-1






Note: Pin 1 is marked for orientation *ENREC for Am2928

LOGIC SYMBOL



*ENREC for Am2928


METALLIZATION AND PAD LAYOUT



NOTE: The Am2928 is similar to the Am2927, but with a D-type edge-triggered register in the receiver and a receiver enable, ENREC, which functions as a common clock enable.


01032B

Refer to Page 13-1 for Essential Information on Military Devices



ORDERING INFORMATION

AMD products are available in several packages and operating ranges. The order number is formed by a combination of the following: Device number, speed option (if applicable), package type, operating range and screening option (if desired).



Quad 3-state Bus Transceivers

Valid Combinations					
Am2927 Am2928	DC, DM LC, LCB, LM, LMB XC, XM				

Valid Combinations

Consult the AMD sales office in your area to determine if a device is currently available in the combination you wish.

01032B

PIN DESCRIPTION

Pin No.	Name	1/0	Description
9	СР	ı	Clock Pulse to internal registers enters data on the LOW-to-HIGH transition.
11	BE	ı	Bus Enable. When Bus Enable is LOW the four drivers drive the BUS outputs.
5, 8, 12, 15	BUS ₀ , BUS ₁ , BUS ₂ , BUS ₃	1/0	The four driver outputs and receiver inputs.
4, 7, 13, 16	D ₀ , D ₁ , D ₂ , D ₃	1	The four driver data inputs inverting from D to BUS.
3, 6, 14, 17	Y ₀ , Y ₁ , Y ₂ , Y ₃ ,	0	The four receiver data outputs inverting from BUS to Y.
1	s	1	Select input controls data path modes in conjunction with ENDR and RLE (or ENREC).
18	ŌĒ	+	Output Enable. When Output Enable is LOW the four receiver outputs Y are active.
19	ENDR	T	Driver Enable. Common clock enable for the input register. Allows the data on the D inputs to be loaded into the driver register on the clock LOW-to-High transition.
2	RLE		Receiver Latch Enable (Am2927 only). When Receiver Latch Enable is LOW, the four receiver latches are transparent. The latches hold received data when RLE is HIGH.
2	ENREC	ı	Receiver Enable (Am2928 only). Common clock enable for the receiver register. Allows the BUS driver or previous receiver data to enter the receiver register on the rising edge of the clock.

Am2927 FUNCTION TABLES

Driver Register Control

ENDR	s	RLE	Driver Register
Н	Х	Х	Hold Previous Data
L	L	х	Load from D Input
L	Н	L	Load from BUS
L	Н	Н	Load Latched Receiver Data

Receiver Latch Control

ENDR	S	RLE	Receiver Output
×	х	Н	Data Latched
н	Н	L	Driver Register Output at Y output (Latch Transparent)
Х	L	L	Bus Data at Y Output
L	×	L	(Latch Transparent)

Am2928 FUNCTION TABLES

Driver Register Control

ENDR	s	Driver Register
Н	×	Hold Previous Data
L	L	Load from D input
L	Н	Load from Receiver Register

Receiver Register Control

ENDR	S	ENREC	Receiver Output
×	×	Н	Hold Previous Data
н	Н	L	Load from Driver Register
×	L	L	Load from BUS
L	L X		Load Holli Boo

01032B


Refer to Page 13-1 for Essential Information on Military Devices

Am2927 AND Am2928 FUNCTION TABLE

Balana Inna	Descives Issue	Con	trol Input Con	dition		
Driver Input From	Receiver Input From	s	ENDR	*	Signal Flow	BE
D	BUS	BUS L		L	BUS →D -A-	н
Input	Input (No Load)		L	н	-D-A-	L
	BUS	Н	L	L	L	Н
Receiver	(No Load)	н	L	н		L
	BUS	L	Н	L	□ L-R)	Н
(No Load)	Driver	Н	н	L	□ 1-R-	х
	(No Load)	×	н	н	O R	L

*RLE for Am2917 (asynchronous) or ENREC for Am2928 (_____).

APPLICATION



AF001800

The Am2927 and Am2928 can be used to provide Data Bus, Address Bus and Control Bus Interface in a high-speed bipolar microprocessor system.

010220

ABSOLUTE MAXIMUM RATINGS

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

OPERATING RANGES

Commercial (C) Devices Temperature	0°C to +70°C +4.75V to +5.25V
Military (M) Devices Temperature Supply Voltage Operating ranges define those lin ality of the device is guaranteed	+4.5V to +5.5V nits over which the function-

DC CHARACTERISTICS over operating range unless otherwise specified

Parameters	Description	Description Test Conditions (Note 1)					
		V _{CC} = MIN	MIL, I _{OH} = -2.0mA	2.4	3.4		
VoH	Receiver Output HIGH Voltage	$V_{IN} = V_{IH}$ or V_{IL}	COM'L, I _{OH} = -6.5mA	2.4	3.4		Volts
		V _{CC} = 5.0V	I _{OH} = -100μA	3.0	ĊЪ.		
V _{OL}	Output LOW Voltage	V _{CC} = MIN V _{IN} = V _{IL} or V _{IH}	I _{OL} = 24mA			0.5	Volts
ViH	Input HIGH Level	Guaranteed input HiGH voltage for	logical all inputs	2.0	*		Volts
	1 ALOW Lovel	Guaranteed input				0.8	Volts
VIL	Input LOW Level	rom notage tog all jubits COM,r				0.8	
Vı	Input Clamp Voltage	VCC + MIN. IIN =	- 18mA			-1.2	Volts
<u> </u>		V _{CC} = NAX,	S, ENDR			-2.8	mA
I _I L	Input LOW Current	V _{IN.} = 9.4V	All other inputs			-1.4	
		V _{CC} = MAX,	S, ENDR			100	μΑ
ΙΗ	Input HIGH Current	$V_{IN} = 2.7V$	All other inputs			50	,
l _l	Input HIGH Current	V _{CC} = MAX, V _{IN} :	= 5.5V		ļ	1.0	mA
lozh	Off-State Output Current	.,	V _O = 2.4V	<u> </u>		100	μΑ
	(Receiver Output)	V _{CC} = MAX	V _O = 0.5V			-50	
lozi Isc	Output Short Circuit Current	V _{CC} = MAX	Receiver	-40		-100	mA
180			Am2927		150	185	mA
lcc	Power Supply Current	V _{CC} = MAX	Am2928		153	190] ""


 For conditions shown as MIN or MAX, use the appropriate value specified under Operating Ranges for the applicable device type.
 Typical limits are at V_{CC} = 5.0V, 25°C ambient and maximum loading.
 Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.
 This parameter is typical of device characterization data and is not tested in production. Notes:

01032B

BUS INPU	T/OUTPUT CHARACTER	ISTICS over operati	ng temperature range			
Parameters	Description	Test Condi	tions (Note 1)	BLIG .	Typ lote 2) Max	Units
V _{OL}	Bus Output LOW Voltage	V _{CC} = MIN	log 24mp		0.4	Volts
Voн	Bus Output HIGH Voltage	Vcc Milli	COMIL, ION - 20mA	2.4		Volts
VIH	Receiver Input HIGH Threshold	Bus Exable 2.47		2.0		Volts
VIL	Receiver Input LOW Threshold	Bus Enable = 2.4V			0.8	Volts
OFF	Bus, Leaking Cument (Power Off)	Vec = 0V, Vo = 4.5V			100	μΑ
lozi	Bus Leakand Current	V _{CC} = MAX	V _O = 0.4V		-1.4	mA
lozh	(High-timpedunce)	BUS Enable = 2.4V	V _O = 2.5V		100	μΑ
lsc	Lis Output Short Circuit Current	V _{CC} = MAX, V _O = 0V		-50	-255	mA
Cs	Bus Capacitance (Note 4)	V _{CC} = 0V			8	pF

1. For conditions shown as MIN or MAX, use the appropriate value specified under Operating Ranges for the applicable device type. 2. Typical limits are at $V_{\rm CC} = 5.0$ V, 25° C ambient and maximum loading. 3. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second. 4. This parameter is typical of device characterization data and is not tested in production. Notes:

SWITCHING TEST CIRCUIT



Note: For standard totem-pole outputs, remove R1; S1 and S2 closed.

SWITCHING CHARACTERISTICS over operating range unless otherwise specified Am2927

		-	co	MMERC	IAL	M	ILITAR	Y		
				Am292	7	Am2927			1	
Parameters	Description	Test Conditions (Note 2)	Min	Тур	Max	Min	Тур	Max	Units	
t _{PLH}	B. C. Clark OB to DUC			18	26		18	23	ns	
tpHL	Driver Clock, CP, to BUS	C_L (BUS) = 50pF R_I (BUS) = 130 Ω	L	18	26		18	23		
tzH • tzL	Bus Enable, BE, to BUS			14	26	- ≪	14	23	ns	
tHZ • tLZ	Bus Enable, BE, to BUS	$R_L = 130\Omega$, $C_L = 5pF$		12	18/30		12	16/23		
tpw	Min Clock Pulse Width (HIGH or LOW)		18	gå.	1	116	100		ns	
tpLH	BUS to Receiver Output (Latch Enabled)		4		23	4	16	20	ns	
^t PHL	BUS to Receiver Output (Later Enabled)			4	29	**	16	20		
[†] PLH	Latch Enable, RLE, to Receiver Output	$C_L = 50$ $R_L = 270$ $C_L = 50$ $R_L = 270$ $R_L = $			26		18	23	ns	
t _{PHL}	Laton Enable, RLE, to Receiver Output		45		26		18	23		
tzH • tzL	Output Enable, OE, to Receiver Output		L		23			21	ns	
tHZ • tLZ	Output Erlable, OE, to neceiver curput			L	21		14	18		
ts	Driver Enable, ENDR, la Clock		10			9			ns	
th	Driver Enable, Elebr., to Clock		3			3				
ts	Solver & to Clock (RLE = HIGH)		18	ļ <u>.</u>		15			ns	
t _h	- See 3 to Clock (NEE - High)		3			2			,,,	
tpLH	Select S, to Receiver Output	C _L = 50pF			26			23	ns	
^t PHL	Select S, to neceiver Output	$R_L = 270\Omega$			35	<u></u>		30	,,,,	
ts	Data Inputs D, to Clock		9	<u> </u>		7			ns	
th	- Data Inputs D, to Clock		5			4	ļ.,	<u> </u>		
ts	BUS to Latch Enable, RLE		11	<u> </u>		10	1	L	ns	
th	BUS to Later Eliable, Tile		4			3	l		L	

01032B

Typical limits are at V_{CC} = 5.0V, 25°C ambient and maximum loading.
 For conditions shown as MIN or MAX, use the appropriate value specified under Operating Ranges for the applicable device type.
 Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.

SWITCHING CHARACTERISTICS over operating range unless otherwise specified Am2928

Parameters	Description	Test Conditions (Note 2)	COMMERCIAL Am2928			MiLITARY Am2928			
			t _{PLH}	Driver Clock, CP, to BUS	C _L (BUS) = 50pF		18	23	
t _{PHL}	$R_L(BUS) = 130\Omega$		18		23			26	
tzh • tzL	Bus Enable, BE, to BUS			14	23			26	ns
tHZ • tLZ		$R_L = 130\Omega$, $C_L = 5pF$		12	16/23			18/30	
tpLH	Clock, CP, to Receiver Output	C _L = 50p F		18	23	<u> </u>		26	ns
t _{PHL}			4 T	18	23	<u>L</u>		26	
tpw	Min Clock Pulse Width (HIGH or LOW)	RL = 270Ω	15			18			ns
tzh • tzl	Output Enable, OE, to Receiver Output			14	21			23	ns
tHZ • tLZ		$C_L = 5pF$, $R_L = 270\Omega$		21	18			26	
ts	Driver Enable, ENDR, to Clock	At Face	9			10		ns	
th			3			3			<u> </u>
ts	BUS to Clock (Receiver Register)		7			8			ns ns
th			4			5			
t _s	Receiver Enable, ENMREC, to Clock		8			10			
th			4	ļ		5			
ts	S to Clock		10			12			ns
th			4	<u> </u>		5			igsqcup
ts	Data Inputs, D, to Clock (Driver Register)		7		<u></u>	9			ns
th			4			5			

3. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.

Typical limits are at V_{CC} = 5.0V, 25°C ambient and maximum loading.
 For conditions shown as MIN or MAX, use the appropriate value specified under Operating Ranges for the applicable device type.

 Net more than any original should be standed to a standard to the second original should be standard to the second or the second original should be standard to the second or the secon