Am2952-52A/Am2953-53A

Eight-Bit Bidirectional I/O Ports with Handshake

DISTINCTIVE CHARACTERISTICS

- Eight-Bit, Bidirectional I/O Port –
 Two eight-bit, back-to-back registers store data moving in both directions between two bidirectional busses.
- Separate Clock, Clock Enable and Three-State Output Enable for Each Register.
- 24mA Output Current Sink Capability.
- Inverting and Non-Inverting Versions –
 The Am2952 provides non-inverting data outputs.
 The Am2953 provides inverting data outputs.
- 24-pin Slim Package
- Fast -

The Am2952A and Am2953A will be 25-30% faster than the Am2952 and Am2953.

GENERAL DESCRIPTION

The Am2952 and Am2953, members of Advanced Micro Devices' Am2900 Family, are designed for use as parallel data I/O ports. Two eight-bit, back-to-back registers store data moving in both directions between two bidirectional, 3-state busses. On chip flag flip-flops, set automatically when a register is loaded, provide the handshaking signals required for demand-response data transfer.

Considerable flexibility is designed into the Am2952/ Am2953. Separate Clock, Clock Enable and Three-State Output Enable signals are provided for each register, and edge-sensitive clear inputs are provided for each flag flipflop. A number of these circuits can be used for wider I/O ports. Both inverting and non-inverting versions are available.

24mA output current sink capability, sufficient for most three-state busses, is provided by the Am2952/Am2953.

The Am2952A and Am2953A feature AMD's ion-implanted micro-oxide (IMOXTM) processing. They are plug-in replacements for the Am2952 and Am2953 respectively but will be approximately 30% faster.


BLOCK DIAGRAM Cora Co

Note: The Am2953 provides inverting data output

IMOX is a trademark of Advanced Micro Devices, Inc.

01402B

5-319



01402B

5-320

PIN DESCRIPTION Pin No. Name 1/0 Description Eight bidirectional lines carrying the R Register inputs or S Register outputs. 1/0 ΔO-7 Eight bidirectional lines carrying the S Register inputs or R Register outputs. B0-7 1/0 The clock for the R Register. When CER is LOW, data is entered into the R Register on the LOW-to-HIGH CPR 10 transition of the CPR signal. The Clock Enable for the R Register. When CER is LOW, data is entered into the R Register on the LOW-to-HIGH transition of the CPR signal. When CER is HIGH, the R Register holds its contents, regardless of CPR signal CER 11 transitions The Output Enable for the R Register. When OEBR is LOW, the R Register three-state outputs are enabled onto the B0-7 lines. When OEBR is HIGH, the R Register outputs are in the high-impedance state. 9 **TEBB** The clock for the S Register. When CES is LOW, data is entered into the S Register on the LOW-to-HIGH transition CPS 14 of the CPS signal. The clock enable for the S Register. When CES is LOW, data is entered into the S Register on the LOW-to-HIGH transition of the CPS signal. When CES is HIGH, the S Register holds its contents, regardless of CPS signal CES 13

REGISTER FUNCTION TABLE (Applies to R or S Register)

15

OEAS

	Inputs		Inputs			
D	СР	CE	internal Q	Function		
×	X	Н	NC	Hold Data		
L H	†	L L	L H	Load Data		

OUTPUT CONTROL

The output enable for the S Register. When OEAS is LOW, the S Register three-state outputs are enabled onto the A0-7 lines. When OEAS is HIGH, the S Register outputs are in the high-impedance state.

	Internal	Y-Outputs		- 41	
ŌĒ	Q	Am2950	Am2951	Function	
Н	×	Z	Z	Disable Outputs	
L	L H	L H	H L	Enable Outputs	

ABSOLUTE MAXIMUM RATINGS

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

OPERATING RANGES

Commercial (C) Devices	
Temperature	0°C to +70°C
Supply Voltage	+4.75V to +5.25V
Military (M) Devices	
Temperature	55°C to +125°C
Supply Voltage	+4.5V to +5.5V
Operating ranges define thos	se limits over which the function-
ality of the device is guarar	nteed.

DC CHARACTERISTICS over operating range unless otherwise specified

Parameters	Description	Test	Conditions	Note 1)	Min	Typ (Note 2)	Max	Units
V	Control HIGH Voltage	V _{CC} = MIN		MIL, IOH = -2mA	2.4	3.4		
VoH	Output HIGH Voltage	VIN = VIH or VIL	A ₀₋₇ , B ₀₋₇	COM'L, $I_{OL} = -6.5$ mA	2.4	3.4		Volts
V-	Output LOW Voltage	YCC = 141114	MIL, IOL = 16mA			0.5		
VOL	Output LOW Voltage		COM'L, I _{OL} = 24mA			0.5	Volts	
ViH	Input HIGH Level	Guaranteed input voltage for all in			2.0		·	Volts
V _{IL}	Input LOW Level	Guaranteed input voltage for all in					0.8	Volts
v_l	Input Clamp Voltage	V _{CC} = MIN, I _{IN}	= - 18mA				- 1.5	Volts
				A ₀₋₇ , B ₀₋₇			- 250	μΑ
IIL.	Input LOW Current	V _{CC} = MAX, V _{IN} = 0.5V	Others			- 360	μΑ	
	1	V _{CC} = MAX, V _{IN} = 2.7V		A ₀₋₇ , B ₀₋₇			70	
ін	Input HIGH Current	VCC = MAX, VIN	= 2.7V	Others			20	μΑ
l _l	Input HIGH Current	V _{CC} = MAX, V _{IN}	= 5.5V				1.0	mA
	Output Off-state	.,,		V ₀ = 2.4V			70	
lo .	Leakage Current	V _{CC} = MAX	A ₀₋₇ , B ₀₋₇	$V_0 = 0.4V$			- 250	μΑ
Isc	Output Short Circuit Current (Note 3)	V _{CC} = MAX			- 30		- 85	mA
			T _A = 0 to + 70°C			275		
	Power Supply Current		COM'L	T _A = + 70°C			228	1
Icc	(Notes 4, 5)	V _{CC} = MAX		T _C = -55 to + 125°C			309 n	mA
		MIL	T _C = + 125°C			202	ĺ	

Notes: 1. For conditions shown as MIN or MAX, use the appropriate value specified under Operating Ranges for the applicable device type.

2. Typical limits are at V_{CC} = 5.0V, 25°C ambient and maximum loading.

3. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.


I_{CC} is measured with all inputs at 4.5V and all outputs open.
 Worst case I_{CC} is at minimum temperature.

SWITCHING TEST CIRCUIT

A. THREE-STATE OUTPUTS

V_{CC} S₁ V_{OUT} S₁ R₁ FR₁ S₂ FR₁ FR₁ TC001100

B. NORMAL OUTPUTS



$$R_2 = \frac{2.4V}{low}$$

$$R_1 = \frac{5.0 - V_{BE} - V_{OL}}{\frac{I_{OL} + V_{OL}}{1K}}$$

Notes: 1. $C_L = 50 pF$ includes scope probe, wiring and stray capacitances without device in test fixture.

2. S₁, S₂, S₃ are closed during function tests and all AC tests except output enable tests.

3. S_1 and S_3 are closed while S_2 is open for t_{PZH} test. S_1 and S_2 are closed while S_3 is open for t_{PZL} test.

4. Ci_ = 5.0pF for output disable tests.

TEST OUTPUT LOADS FOR Am2952/2953

Pin# (DIP)	Pin Label	Test Circuit	R ₁	R ₂
16–23	A ₀₋₇	Α	220	1K
1–8	B ₀₋₇	Α	220	1K

For additional information on testing, see section "Guidelines on Testing Am2900 Family Devices."

Notes on Testing

Incoming test procedures on this device should be carefully planned, taking into account the high complexity and power levels of the part. The following notes may be useful:

- Insure the part is adequately decoupled at the test head.
 Large changes in V_{CC} current when the device switches may cause erroneous function failures due to V_{CC} changes.
- Do not leave inputs floating during any tests, as they may start to oscillate at high frequency.
- Do not attempt to perform threshold tests at high speed.
 Following an input transition, ground current may change by as much as 400mA in 5-8ns. Inductance in the ground

- cable may allow the ground pin at the device to rise by 100s of millivolts momentarily.
- 4. Use extreme care in defining input levels for AC tests. Many inputs may be changed at once, so there will be significant noise at the device pins and they may not actually reach V_{IL} or V_{IH} until the noise has settled. AMD recommends using V_{II} ≤ 0V and V_{IH} ≥ 3.0V for AC tests.
- To simplify failure analysis, programs should be designed to perform DC, Function, and AC tests as three distinct groups of tests.
- To assist in testing, AMD offers complete documentation on our test procedures and, in most cases, can provide Fairchild Sentry programs, under license.

014028

Am2952A/Am2953A SWITCHING CHARACTERISTICS

The tables below define the Am2952/Am2953A switching characteristics. Tables A are set-up and hold times relative to a clock LOW-to-HIGH transition. Tables B are propagational delays. Tables C are pulse-width requirements. Tables D are enable/disable times. All measurements are made at 1.5V with input levels at 0V or 3V. All values are in ns with R_L on A_i and B_i = 220 Ω and R_L on FS and FR = 300 Ω . C_L = 50pF except output disable times which are specified at C_L = 5pF.

GUARANTEED CHARACTERISTICS OVER COMMERCIAL OPERATING RANGE

 $(T_A = 0 \text{ to } +70^{\circ}\text{C}, \ V_{CC} = 4.75 \text{ to } 5.25\text{V}, \ C_L = 50\text{pF})$

A. Set-up and Hold Times

Input	With Respect To	ts	th
A ₀₋₇	CPR		
B ₀₋₇	CPS		
CES	CPS		
CER _	CPR		

B. Propagation Delays

Input	A ₀₋₇	B ₀₋₇
CPS 🍱		
CPR 🍱		

C. Pulse-Width Requirements

Input	Min LOW Pulse Width	Min HIGH Pulse Width
CPS		
CPR		

D. Enable/Disable Times

From	To	Disable	Enable
ŌĒAS	A ₀₋₇		
ŌĒBR	B ₀₋₇		

GUARANTEED CHARACTERISTICS OVER COMMERCIAL OPERATING RANGE

 $(T_C = -55 \text{ to } + 125^{\circ}\text{C}, \ V_{CC} = 4.5 \text{ to } 5.5\text{V}, \ C_L = 50\text{pF})$

A. Set-up and Hold Times.

Input	With Respect To	ts	th
A ₀₋₇ _	CPR		
B ₀₋₇	CPS		
CES	CPS		
CER _	CPR		

B. Propagation Delays

Input	A ₀₋₇	B ₀₋₇
CPS		
CPR _		

C. Pulse-Width Requirements

Input	Min LOW Pulse Width	Min HIGH Pulse Width
CPS		
CPR		

D. Enable/Disable Times

From	То	Disable	Enable
ŌĒAS	A ₀₋₇		
ŌĒBR	B ₀₋₇		

Am2952/Am2953 SWITCHING CHARACTERISTICS

The tables below define the Am2952/Am2953 switching characteristics. Tables A are set-up and hold times relative to a clock LOW-to-HIGH transition. Tables B are propagational delays. Tables C are pulse-width requirements. Tables D are enable/disable times. All measurements are made at 1.5V with input levels at 0V or 3V. All values are in ns with R_L on A_i and B_i = 220 Ω and R_L on FS and FR = 300 Ω . C_L = 50pF except output disable times which are specified at C_L = 5pF.

GUARANTEED CHARACTERISTICS OVER COMMERCIAL OPERATING RANGE

 $(T_A = 0 \text{ to } +70^{\circ}\text{C}, \ V_{CC} = 4.75 \text{ to } 5.25\text{V}, \ C_L = 50\text{pF})$

A. Set-up and Hold Times

Input	With Respect To	ts	th
A ₀₋₇	CPR	7	5
B ₀₋₇	CPS	7	5
CES _	CPS	*19/15	4
CER J	CPR	*19/15	4

B. Propagation Delays

Input	A ₀₋₇	B ₀₋₇
CPS _	*30/26	-
CPR _	1	*30/26

C. Pulse-Width Requirements

input	Min LOW Pulse Width	Min HIGH Pulse Width
CPS	20	20
CPR	20	20

D. Enable/Disable Times

From	То	Disable	Enable
ŌĒAS	A ₀₋₇	22	27
ŌĒBR	B ₀₋₇	22	27

^{*}Where two numbers appear, the first is the Am2952 spec, the second is the Am2953 spec.

GUARANTEED CHARACTERISTICS OVER MILITARY OPERATING RANGE

 $(T_C = -55 \text{ to } + 125^{\circ}\text{C}, \ V_{CC} = 4.5 \text{ to } 5.5\text{V}, \ C_L = 50\text{pF})$

A. Set-up and Hold Times

Input	With Respect To	ts	th
A ₀₋₇ _5	CPR	11	8
B ₀₋₇ _5	CPS	11	8
CES	CPS	*20/15	4
CER J	CPR	*20/15	4

B. Propagation Delays

Input	A ₀₋₇	B ₀₋₇
CPS	*35/28	-
CPR		*35/28

C. Pulse-Width Requirements

Input	Min LOW Pulse Width	Min HIGH Pulse Width
CPS	20	20
CPR	20	20

D. Enable/Disable Times

From	То	Disable	Enable
ÖEAS	A ₀₋₇	24	28
ÖĒBR	B ₀₋₇	24	28

^{*}Where two numbers appear, the first is the Am2952 spec, the second is the Am2953 spec.

Am2954/Am2955

Octal Registers with Three-State Outputs

DISTINCTIVE CHARACTERISTICS

- Eight-bit, high-speed parallel registers
- Am2954 has non-inverting inputs; Am2955 has inverting inputs
- Positive, edge-triggered, D-type flip-flops
- Buffered common clock and buffered common threestate control
- VOL = 0.5V (max) at IOL = 32mA
- High-speed Clock to output 11 ns typical


GENERAL DESCRIPTION

The Am2954 and Am2955 are 8-bit registers built using high-speed Schottky technology. The registers consist of eight D-type flip-flops with a buffered common clock and a buffered 3-state output control. When the output enable (OE) input is LOW, the eight outputs are enabled. When the OE input is HIGH, the outputs are in the 3-state condition.

Input data meeting the set-up and hold time requirements of the D inputs is transferred to the Y outputs on the LOW-to-HIGH transition of the clock input.

The devices are packaged in a space-saving (0.3-inch row spacing) 20-pin package.

BLOCK DIAGRAM



Inputs D₀ through D₇ are inverted on the Am2955.

RELATED PRODUCTS

Part No.	Description	
Am29821-26	8, 9, 10-Bit Registers	
Am2918	Quad D-Register	
Am2920	Quad D-Type Flip-Flop	


03603B


5-326



D-20. P-20. L-20-1

F-20*





CD004580

Note: Pin 1 is marked for orientation


*F-20 pin configuration identical to D-20, P-20.

LOGIC SYMBOL

D₂ D₃ D_4


LS000970 Note: Inputs Do through D7 are inverted on the Am2955

METALLIZATION AND PAD LAYOUT



ORDERING INFORMATION

AMD products are available in several packages and operating ranges. The order number is formed by a combination of the following: Device number, speed option (if applicable), package type, operating range and screening option (if desired).



Valid Combinations		
Am2954 Am2955	PC DC, DCB, DM, DMB FM, FMB LC, LCB, LM, LMB XC, XM	

Valid Combinations

Consult the AMD sales office in your area to determine if a device is currently available in the combination you wish.

03603B

5-327

PIN DESCRIPTION

Pin No.	Name	1/0	Description
	D _i /D _i	1	The D flip-flop data inputs (Am2954, non-inverting/Am2955, inverting).
11	CP	1	Clock Pulse for the register. Enters data on the LOW-to-HIGH transition.
	Yi	0	The register three-state outputs.
1	ōE .	1	Output Control. An active-LOW three-state control used to enable the outputs. A HIGH level input forces the outputs to the high impedance (off) state.

FUNCTION TABLE

	Inputs				Internal	Outputs	
Function	ŌĒ	Clock		Am2955 D _i	Qį	Yı	
H _i -Z	Н	L	Х	×	NC	Z	
,-	н	Н	Х	x	NC	Z	
LOAD REGISTER	LHH	† † †	TTT	HLHL	ILI	L H Z Z	

H = HIGH


L = LOW

X = Don't Care

NC = No Change

Z = High Impedance ↑ = LOW-to-HIGH transition

APPLICATION



Dual 16-word by 16-bit non-inverting high-speed data buffer.

03603B

ABSOLUTE MAXIMUM RATINGS

Storage Temperature	65°C to +150°C
Ambient Temperature Under Bias	55°C to +125°C
Supply Voltage to Ground Potential	
(Pin 16 to Pin 8) Continuous	0.5V to +7.0V
DC Voltage Applied to Outputs For	
High Output State	
DC Input Voltage	0.5V to +5.5V
DC Output Current, Into Outputs	
DC Input Current	30 to +5.0mA

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

OPERATING RANGES

Commercial (C) Devices

Temperature	0°C to +70°C
Supply Voltage	+ 4.75V to + 5.25V
Military (M) Devices	
Temperature	55°C to +125°C
Supply Voltage	+4.5V to +5.5V
Operating ranges define those lim	its over which the function
ality of the device is guaranteed.	•

DC CHARACTERISTICS over operating range unless otherwise specified

Parameters	Description Test Conditions (Note 1)		Min	Typ (Note 2)	Max	Units	
		V _{CC} = MIN	MIL., I _{OH} = -2.0mA	2.4	3.4		Volts
VOH	Output HIGH Voltage	VIN - VIH or VIL	COM'L, I _{OH} = -6.5mA	2.4	3.1		VOILS
VOL	-	V _{CC} = MIN	IOL = 20mA			.45	Volts
	Output LOW Voltage	VIN - VIH or VIL	I _{OL} = 32mA		.5		VOILS
VIN	Input HIGH Level	Guaranteed input logical HIGH voltage for all inputs		2.0			Volts
VIL	Input LOW Level	Guaranteed input logical LOW voltage for all inputs				0.8	Volts
Vı	Input Clamp Voltage	V _{CC} = MIN, I _{IN} = -18mA				- 1.2	Volts
Iμ	Input LOW Current	V _{CC} = MAX, V _{IN} = 0.5V			L	- 250	μA
IN	Input HIGH Current	V _{CC} = MAX, V _{IN} = 2.7V				50	μΑ
li .	Input HIGH Current	V _{CC} = MAX, V _{IN} = 5.5V			I	1.0	mA
	Off-State (High-Impedance)		V _O = 0.5V			50	μA
loz	Output Current	V _{CC} = MAX				50	
Isc	Output Short Circuit Current (Note 3)	V _{CC} = MAX		- 40		- 100	mA
Icc	Power Supply Current (Note 4)	Vcc = MAX			90	140	mA

Notes: 1. For conditions shown as MIN or MAX use the appropriate value specified under Operating Ranges for the applicable device type.

2. Typical limits are at V_{CC} = 5.0V, 25°C ambient and maximum loading.

3. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.

4. Am2954 measured at CLK = LOW-to-HIGH, OE = HIGH and all data inputs are LOW.


Am2955 measured at CLK = LOW-to-HIGH, OE = HIGH, and all data inputs are OE = HIGH, and all data inputs are LOW.

SWITCHING CHARACTERISTICS (TA = +25°C, VCC = 5.0V)

Parameters			Test Conditions	Am2954 / Am2955			
	Description			Min	Тур	Max	Units
t _{PLH}	Clock to Output, Yi		$C_L = 15pF$ $R_L = 280\Omega$		8	15	ns
t _{PHL}					11	17	ns
tzH	ŌĒ to Yi				8	15	ns
^t ZL					11	18	ns
t _{HZ}	OE to Y _i		C _L =5pF R _L = 280Ω		5	9	ns
t _{LZ}					7	12	ns
•=	Clock Pulse Width	HIGH		6			ns
tpw		LOW		7.3			ns
ts	Data to Clock Maximum Clock Frequency (Note 1)		C _L = 15pF R _L = 280Ω	5			ns
tH				2			ns
f _{max}				75	100		MHz

Note: 1. Per industry convention, f_{max} is the worst case value of the maximum device operating frequency with no constraints on t_r, t_t, pulse width or duty cycle.

INPUT/OUTPUT CURRENT INTERFACE CONDITIONS



Note: Actual current flow direction shown.