Am2961/Am2962

4-Bit Error Correction Multiple Bus Buffers

DISTINCTIVE CHARACTERISTICS

- Provides complete data path interface between the Am2960 Error Detection and Correction Unit, the system data bus and dynamic RAM memory
- Three-state 24mA output to data bus
- Three-state data output to memory

- Inverting data bus for Am2961 and noninverting for Am2962
- Data bus latches allow operation with multiplexed buses
- Space saving 24-pin 0.3" package


GENERAL DESCRIPTION

The Am2961 and Am2962 are high-performance, low-power Schottky multiple bus buffers that provide the complete data path interface between the Am2960 Error Detection and Correction Unit, dynamic RAM memory and the system data bus. The Am2961 provides an inverting data path between the data bus (B_i) and the Am2960 error correction data input (Y_i) and the Am2962 provides a noninverting configuration (B_i to Y_i). Both devices provide inverting data paths between the Am2960 and memory data bus, thereby optimizing internal data path speeds.

The Am2961 and Am2962 are 4-bit devices. Four devices are used to interface each 16-bit Am2960 Error Detection and Correction Unit with dynamic memory. The system can easily be expanded to 32 or more bits for wider memory applications. The 4-bit configuration allows enabling the appropriate devices two-at-a-time for intermixed word or byte, read and write in 16-bit systems with error correction.

Data latches between the error correction data bus and the system data bus facilitate byte writing in memory systems wider than 8-bits. They also provide a data holding capability during single-step system operation.

BLOCK DIAGRAM



BD001170


*Am2962 is the same function but noninverting to the system data bus, B.

ADVANCED INFORMATION

• 25 - 30% speed improvement plug-in replacements for Am2961/ Am2962.

03534B

Refer to Page 13-1 for Essential Information on Military Devices



03534B

Refer to Page 13-1 for Essential Information on Military Devices

PIN DESCRIPTION

Pin No.	Name	1/0	Description
4,9, 16,21	B ₀ , B ₁ , B ₂ , B ₃	1/0	The four bidirectional system data bus inputs/outputs. The B-to-Y path is inverting for the Am2961 (\overline{B}_i) and noninverting for the Am2962 (B_i).
14	OEB	ŀ	The three-state Output Enable for the system data bus output drivers. When OEB is LOW, data from the Data Output Latch is output to the system data bus. When OEB is HIGH, the bus drivers are in the high-impedance state and the Data Input Latch can receive input data from the system data bus.
13	LEB	I	Latch Enable for the Data Output Latch. When LEB is HIGH, the latch is transparent and Y-Bus data is output to the B-Bus. When LEB goes LOW, Y-Bus data meeting the latch set-up and hold time requirements is latched for output to the B-Bus.
5, 8, 17, 20	Y ₀ , Y ₁ , Y ₂ , Y ₃	1/0	The four bidirectional EDC data inputs/outputs for connection to the EDC data I/O port.
11	LEY	ı	The Latch Enable control for the Data Input Latch for the data input from the system data bus (B). When LEY is HIGH the latch is transparent and B input data is available at the MUX input for selection to the Y outputs. When LEY goes LOW, B input data meeting the latch set-up and hold time requirements is latched for subsequent selection to the Y outputs.
2	OEY	ı	Output Enable for the Y (EDC) Bus outputs. When OEY is HIGH, data selected by the input data multiplexer is output to the Y-bus. When OEY is LOW, the MUX output is in the high-impedance state and the Y-Bus can receive input data from the EDC Unit.
1	s	1	The Select input for the input data multiplexer. A LOW input selects data from the memory data input, \overline{D} , for output to the EDC bus (Y). A HIGH input selects data from the system data bus Data Input Latch (B or \overline{B}).
3, 10, 15, 22	$\overline{\text{DO}}_0, \ \overline{\text{DO}}_1, \ \overline{\text{DO}}_2, \ \overline{\text{DO}}_3$	0	The Data Outputs to the memory data inputs. The DO outputs are inverted with respect to the EDC Bus (Y). These outputs are "IAAM Driver" outputs with a collector resistor in the lower output driver to protect against undershoot on the HIGH-to-LOW transition.
23	ŌED	١	Output Enable for the DO outputs. An active LOW input causes the DO outputs to output inverted data from the EDC (Y) Bus and a HIGH input puts the DO outputs in the high-impedance state.
6, 7, 18, 19	Di ₀ , Di ₁ , Di ₂ , Di ₃	1	The Data Inputs from memory. Di inputs are selected by the data input MUX for output to the EDC (Y) Bus (controlled by S and OEY) and/or output to the system data bus (B) (controlled by LEB and OEB).

FUNCTION TABLES

Y-BUS OUTPUT

LEY	DΪį	B _i * Am2961	B _i * Am2962	s	OEY	Y
Х	Х	х	×	х	L	Z
X	Н	X X	X X	L	H	H
H	X X	L H	H L	Н	H	H
L	х	Х	Х	Н	Н	NC

B-BUS OUTPUT


Y* Input	LEB	ŌĒB	B Am2961	B Am2962
×	х	Н	Z	Z
L H	H	L L	H L	L H
×	L	L	NC	NC

^{*}OEY = LOW for B data input

DO PORT OUTPUT

Y	OED	DO
×	Н	Z
L H	L	H L

^{*}OEB = HIGH for B data input



*Since the EDC Data Bus Buffers are four-bit wide devices, controls can be paired to device inputs to provide byte level controls (for any data width).

03534B

4-47

ABSOLUTE MAXIMUM RATINGS

Storage Temperature65°C to +150°C
Ambient Temperature Under Bias
Power Applied55°C to +125°C
Supply Voltage to Ground Potential
Continous0.5V to +7.0V
DC Voltage Applied to Outputs For
High Output State0.5V to V _{CC} Max
DC Input Voltage 5.5V
DC Output Current, Into Outputs 30mA
DC Input Current30mA to +5.0mA

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

OPERATING RANGES

Commercial (C) Devices	
Temperature	0°C to +70°C
Supply Voltage	+ 4.75V to +5.25V
Military (M) Devices	
Temperature	55°C to +125°C
Supply Voltage	+4.5V to +5.5V
Operating ranges define those lin	nits over which the function-
ality of the device is quaranteer	1.

DC CHARACTERISTICS OVER OPERATING RANGE - Y BUS

Parameters	Descriptions	Test Conditions (Note 1)		Min	Typ (Note 2)	Max	Uniţs
VoH	Output HIGH Voltage	V _{CC} = MIN V _{IN} = V _{IH} or V _{IL}	I _{OH} = -3.0mA	2.4	3.4		Volts
		V _{GC} = MIN	I _{OL} = 8mA		0.3	0.45	
VOL		VIN = VIH or VIL	I _{OL} ≈ 16mA		0.35	0.5	Volts
V _{IH}	Input HIGH Level	Guaranteed input logical HIGH voltage for all inputs		2.0			Volts
		Guaranteed input logical LOW	MiL			0.7	Volts
VIL	Input LOW Level	voltage for all inputs	COM'L			8.0	
VI	Input Clamp Voltage	V _{CC} = MIN, I _{IN} = -18mA				1.5	Volts
հլ Մ	Input LOW Current	V _{CC} = MAX, V _{IN} = 0.4V	OEY = LOW			-2.0	mA
hн	Input HIGH Current	V _{CC} = MAX, V _{IN} = 2.7V	OEY = LOW			100	μΑ
ų.	Input HIGH Current	V _{CC} = MAX, V _{IN} = 5.5V	OEY = LOW			1.0	mA
Isc	Output Short Circuit Current (Note 3)	V _{CC} = MAX	-30		- 130	mA	

DC CHARACTERISTICS OVER OPERATING RANGE - B BUS

Parameters	Descriptions	Test Conditions (Note 1)		Min	Typ (Note 2)	Max	Units
		V _{CC} = MIN	I _{OH} = -3.0mA	2.4			J
Voн	Output HIGH Voltage	VIN = VIH or VIL	I _{OH} = -15mA	2.0			Volts
	VOL Output LOW Voltage	V _{CC} = MIN	I _{OL} = 12mA		0.3	0.45	J
VOL		VIN = VIH or VIL	I _{OL} = 24mA		0.35	0.50	Volts
VIH	input HIGH Level	Guaranteed input logical HIGH voltage for all inputs		2.0			Volts
		Guaranteed input logical LOW	MIL			0.7	
VIL	Input LOW Level	voltage for all inputs	COM'L			0.8	Volts
VI	Input Clamp Voltage	V _{CC} = MiN, I _{IN} = -18mA				-1.5	Volts
JIL.	Input LOW Current	V _{CC} = MAX, V _{IN} = 0.4V	OEB = HIGH			-1.0	mA
Тин	Input HIGH Current	V _{CC} = MAX, V _{IN} = 2.7V	OEB = HIGH			100	μΑ
I _I	Input HIGH Current	V _{CC} = MAX, V _{IN} = 5.5V	OEB ≠ HIGH			1.0	mA
Isc	Output Short Circuit Current (Note 3)	V _{CC} = MAX		-50		- 150	mA

Notes: 1. For conditions as MIN or MAX, use the appropriate value specified under Operating Range for the applicable device type.

2. Typical limits are at V_{CC} = 5.0V, 25°C ambient and maximum loading.

3. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.

03534B

DC CHARACTERISTICS OVER OPERATING RANGE - DO OUTPUTS

Parameters	Descriptions	Test Conditions (Note 1)		Min	Typ (Note 2)	Max	Units
		V _{CC} = MIN	MIL I _{OH} = -50μA	2.5			Volts
V _{OH} C	Output HiGH Voltage	VIN = VIH or VIL	COM'L I _{OH} = -100μA	2.7			Volts
VOL	Output LOW Voltage	V _{CC} = MIN V _{IN} = V _{IH} or V _{IL}	i _{OL} = 1mA			0.4	Volts
I _{SC}	Output Short Circuit Current (Note 3)	V _{CC} = MAX		-50		- 150	mA
lo			V _O = 0.4V			- 100	
	Off-State Out Current	V _{CC} = MAX	V _O = 2.4V			+ 100	μΑ

DC CHARACTERISTICS OVER OPERATING RANGE - DI INPUTS AND CONTROLS

Parameters	Descriptions	Test Conditions (Note 1) Guaranteed input logical HIGH voltage for all inputs		Min	Typ (Note 2)	Max	Units
V _{IH}	Input HiGH Level			2.0			Volts
V _{IL}		Guaranteed input logical LOW	MIL			0.7	
	Input LOW Level	voltage for all inputs	COM'L			0.8	Volts
Vc	Input Clamp Voltage	V _{CC} = MIN, I _{IN} = -18mA				- 1.5	Volts
			DI Inputs			-1.0	mA
I _{IL}	Input LOW Current	$V_{CC} = MAX, V_{IN} = 0.4V$	Controls			-1.6	mA
JiH	Input HIGH Current	V _{CC} = MAX, V _{IN} = 2.7V				50	μΑ
lı .	Input HIGH Current	V _{CC} = MAX, V _{IN} = 5.5V				1.0	mA

DC CHARACTERISTICS OVER OPERATING RANGE - POWER SUPPLY

Parameters	Descriptions	Test Conditions (Note 1)	Min	Typ (Note 2)	Max	Units
Icc	Power Supply Current	V _{CC} = MAX		110	155	mA

03534B

SWITCHING TEST CIRCUIT




Figure 1.

Figure 2.

Figure 3.

SWITCHING CHARACTERISTICS over operating range unless otherwise specified*

Am2961

			COMM	ERCIAL	MILITARY			
Parameters	Description	Test Conditions	Min	Max	Min	Max	Units	
t _{PLH}	Propagation Delay B to Y (Latch			25		28	ns	
t _{PHL}	Transparent, OEY = LEY = HIGH)			25		28	ns	
t _{PLH}	Propagation Delay DI to Y			15		18	ns	
tphL	(OEY = HIGH, S = LOW)			15		18	ns	
t _{PLH}	Propagation Delay S to Y	Figure 1		25		28	ns	
t _{PHL}	(OEY = HIGH) C _L = 5pF R _L = 390Ω		25		28	ns		
^t PLH	Propagation Delay LEY to Y	$H_2 = 39032$ $H_2 = 1k\Omega$		25		30	ns	
tpHL	(OEY = S = HIGH)			35		40	ns	
t _{PZH}	Y Bus Output Enable Time			18		21	ns ns	
t _{PZL}	OEY to Y						+	
tPHZ	Y Bus Output Disable Time			18		21	ns	
†PLZ	OEY to Y		<u> </u>	18		21	ns	
tpLH	Propagation Delay LEB to B	Figure 1	<u> </u>	25		30	ns	
tpHL	(OEB = LOW)	C ₁ = 50pF		35		40	ns	
tPLH	Propagation Delay Y to \overline{B} (Latch Transparent, $\overline{R_L} = 270\Omega$		18		21	ns		
t _{PHL}	LEB = HIGH, OEB = LOW, OEY = LOW)		↓	20		23	ns	
tpLH	Propagation Delay Y to B (Latch Transparent, LEB = HIGH, OEB = LOW, OEY = LOW)	Figure 1 C _L = 300pF R _L = 270Ω		26		30	ns	
t _{PHL}		$R_2 = 1k\Omega$	ļ	31		35	ns	
tpzH	B Bus Output Enable Time	Figure 1		18		21	ns	
tPZL .	OEB to B	C _L = 50pF R _L = 270Ω		18		21	ns	
tPLZ	B Bus Output Disable Time	$R_2 = 1k\Omega$		18		21	ns	
tpHZ	ŌEB to B		 	18		+	ns	
t _{PLH}	Propagation Delay Y to DO	Figure 2 C _L = 50PF		15	ļ	18	ns	
t _{PHL}	(OED = OEY = LOW)	$\dot{R} = 2k\Omega$	<u> </u>	20		23	ns	
tpzH	DO Output Enable Time	S = 2		28	L	30	ns	
tpzL	OED to DO	S = 1 Figure 3 C _L = 50pF		28		30	ns	
tpHZ	DO Output Disable Time	$S=2$ $R=680\Omega$		16		18	ns	
^t PLZ	OED to DO	S = 1	ļ	24		28	ns	
ts	B to LEY Set-up Time (OEB = HIGH)	Figure 1 C _L = 50pF R _I = 390Ω	6		6	ļ	ns	
tн	B to LEY Hold Time (OEB = HIGH)	$R_2 = 1k\Omega$	9		10		ns	
ts	Y to LEB Set-up Time (OEY = LOW)	Figure 1 C _L = 50pF R _L = 270Ω	6		6	ļ	ns	
tн	Y to LEB Hold Time (OEY = LOW) nce over the operating temperature range is guaranteed	$R_2 = 1k\Omega$	9		10		ns	

^{*}AC performance over the operating temperature range is guaranteed by testing defined in Group A, Subgroup 9

03534B

SWITCHING CHARACTERISTICS over operating range unless otherwise specified*

Am2962

Parameters	Description	Test Conditions	COMMERCIAL		MILITARY		
			Min	Max	Min	Max	Units
t _{PLH}	Propagation Delay B to Y (Latch Transparent,OEY = LEY = HIGH)			27		28	ns
tPHL				27		28	ns
tpLH	Propagation Delay Di to Y (OEY = HIGH, S = LOW)			15		18	ns
t _{PHL}				15		18	ns
tpLH	Propagation Delay S to Y	Figure 1		25		28	ns
tPHL	(OEY = HIGH)	Figure 1 C _L = 5pF		25		30	ns
tPLH	Propagation Delay LEY to Y	$R_L = 390\Omega$ $R_2 = 1k\Omega$		25		30	ns
tpHL.	(OEY = S = HIGH)	H5 - 1875		35	L	40	ns
tpzH	Y Bus Output Enable Time OEY to Y			18		21	ns
tpzL				18		21	ns
t _{PHZ}	Y Bus Output Disable Time OEY to Y			18		21	ns
tpLZ				18		21	ns
tPLH	Propagation Delay LEB to B (OEB = LOW)	F: 4		25		30	ns
t _{PHL}		Figure 1 C _L = 50pF		35		40	ns
tPLH	Propagation Delay Y to B (Latch Transparent, LEB = HIGH, OEB = LOW, OEY = LOW)	$H_L = 270\Omega$ $H_2 = 1k\Omega$		20		23	ns
tPHL		H2 1K36		21		24	ns
t _{PLH}	Propagation Delay Y to B (Latch Transparent, LEB = HIGH, OEB = LOW, OEY = LOW)	Figure 1 C _L = 300p F		28		32	ns
tpHL		$\ddot{R_L} = 27\dot{\Omega}\Omega$ $\dot{R_2} = 1k\Omega$		32		36	ns
^t PZH	B Bus Output Enable Time OEB to B	Figure 1	ļ	18	1		ns
1PZL		C _L = 50pF		18	ļ		ns
t _{PLZ}	B Bus Output Disable Time OEB to B	$R_L = 270\Omega$ $R_2 = 1k\Omega$		18	ļ		ns
tpHZ			↓	18	ļ	21	ns
t _{PLH}	Propagation Delay Y to DO (OED = OEY = LOW)	Figure 2 C _I = 50pF	L	15	ļ	18	ns
tPHL		R = 2KΩ		20		23	ns
tpzH	Output Fnable Time	S = 2		28		30	ns
tpzi	OED to DO	S = 1 Figure 3 C _L = 50pF		28		Max Un 28	ns
tpHZ	Transparent, OEY = LEY = HIGH) Propagation Delay Di to Y (OEY = HIGH, S = LOW) Propagation Delay S to Y (OEY = HIGH) Propagation Delay LEY to Y (OEY = S = HIGH) Y Bus Output Enable Time OEY to Y Y Bus Output Disable Time OEY to Y Propagation Delay LEB to B (OEB = LOW) Propagation Delay Y to B (Latch Transparent, LEB = HIGH, OEB = LOW, OEY = LOW) Propagation Delay Y to B (Latch Transparent, LEB = HIGH, OEB = LOW, OEY = LOW) B Bus Output Enable Time OEB to B B Bus Output Disable Time OEB to B Propagation Delay Y to DO (OED = OEY = LOW) DO Output Enable Time OED to DO B to LEY Set-up Time (OEB = HIGH) Y to LEB Set-up Time (OEB = HIGH) Y to LEB Set-up Time (OEF = LOW)	S = 2 R = 680Ω		16	<u> </u>	18	ns
tpLZ		S = 1		24		28	ns
ts	Propagation Delay Di to Y (OEY = HIGH, S = LOW) Propagation Delay S to Y (OEY = HIGH) Propagation Delay LEY to Y (OEY = S = HIGH) Y Bus Output Enable Time OEY to Y Propagation Delay LEB to B (OEB = LOW) Propagation Delay Y to B (Latch Transparent, LEB = HIGH, OEB = LOW, OEY = LOW) Propagation Delay Y to B (Latch Transparent, LEB = HIGH, OEB = LOW, OEY = LOW) B Bus Output Enable Time OEB to B B Bus Output Disable Time OEB to B Propagation Delay Y to DO (OED = OEY = LOW) DO Output Enable Time OED to DO B to LEY Set-up Time (OEB = HIGH) B to LEY Hold Time (OEB = HIGH)	Figure 1 C _L = 50pF	8		8		ns
tн	B to LEY Hold Time (OEB = HIGH)	$R_L = 390\Omega$ $R_2 = 1k\Omega$	8		9	ļ	ns
ts	Y to LEB Set-up Time (OEY = LOW)	Figure 1 C _L = 50pF	8		8	ļ	ns
tu	Y to LEB Hold Time (OEY = LOW)	$R_L = 270\Omega$ $R_2 = 1k\Omega$	8		9		ns

^{*}AC performance over the operating temperature range is guaranteed by testing defined in Group A, Subgroup 9.

03534E