Am29833A/Am29853A/Am29855A

Parity Bus Transceivers

DISTINCTIVE CHARACTERISTICS

- High-speed bidirectional bus transceivers for processor organized devices
 - T-R delay = 6 ns typical

m29833A/Am29853A/Am29855A

- Ri-Parity delay = 9 ns typical
- Error flag with open-collector output
- Generates odd parity for all-zero protection
- 200-mV minimum input hysteresis (Commercial) on input data ports
- High drive capability:
 - 48 mA Commercial IOI
 - 32 mA Military Iol
- Higher speed, lower power versions of the Am29833 & Am29853
- Am29855A adds new functionality

GENERAL DESCRIPTION

The Am29833A, Am29853A, and Am29855A are high-performance parity bus transceivers designed for two-way communications. Each device can be used as an 8-bit transceiver, as well as a 9-bit parity checker/generator. In the transmit mode, data is read at the R port and output at the T port with a parity bit. In the receive mode, data and parity are read at the T port, and the data is output at the R port along with an ERR flag showing the result of the parity test

In the Am29833A, the error flag is clocked and stored in a register which is read at the open-collector ERR output. The CLR input is used to clear the error flag register. In the Am29853A, a latch replaces this register, and the EN and CLR controls are used to pass, store, sample or clear the error flag output. When both output enables are disabled in the Am29853A and Am29833A, the parity logic defaults to


the transmit mode, so that the $\overline{\text{ERR}}$ pin reflects the parity of the R port. The Am29855A, a variation of the Am29853A, is designed so that when both output enables are HIGH, the $\overline{\text{ERR}}$ pin retains its current state.

The output enables, $\overline{\text{OER}}$ and $\overline{\text{OET}}$, are used to force the port outputs to the high-impedance state so that other devices can drive bus lines directly. In addition, the user can force a parity error by enabling both $\overline{\text{OER}}$ and $\overline{\text{OET}}$ simultaneously. This transmission of inverted parity gives the designer more system diagnostic capability.

Each of these devices is produced with AMD's proprietary IMOX* bipolar process, and features typical propagation delays of 6 ns, as well as high-capacitive drive capability. Package option s include DIPs, PLCCs, LCCs, SOICs, and Flatpacks.

SIMPLIFIED BLOCK DIAGRAM


Parity Transceivers




*IMOX is a trademark of Advanced Micro Devices, Inc.

Publication # Rev. Amendment 07140 C /0 Issue Date: January 1988

BLOCK DIAGRAMS* Am29833A




Am29853A




^{*}See following page for additional Block Diagrams.

BLOCK DIAGRAMS (Cont'd.) Am29855A




CONNECTION DIAGRAMS Top View

Am29833



Am29853/Am29855



^{*}Also available in 24-Pin Flatpack and Small Outline packages; pinout identical to DIPs.

^{**}Also available in 28-Pin PLCC; pinout identical to LCC.

FUNCTION TABLES

Am29833A (Register Option)

Am29855≱					•		FUNC	TION TAB	LES				
/Am2		Am29833A (Register Option)											
38				ı	nputs		Outputs						
Am29853A/	OET	ŌĒR	CLR	CLK	Rį	Sum of H's of R _i	Τį	Sum of H's (T _I + Parity)	Rį	Tı	Parity	ERR	Function
Am29833A//	L L L	####	X X X	X X X	HHL	ODD EVEN ODD EVEN	24 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4	NA NA NA NA	NA NA NA NA	H	L H . H	NA	Transmit mode: transmits data from R port to T port, generating parity. Recieve path is disabled.
Am29	1 1 1 1	L L. L	***	+ + +	NA NA NA	NA NA NA NA	HLL	ODD EVEN ODD EVEN	H	NA NA NA NA	NA NA NA	H	Receive mode: transmits data from T port to R port with parity test resulting in error flag. Transmit path is disabled.
	Х	X	L	Х	Х	X	х	X	×	X	×	н	Clear error flag register.
	H	HH	I	X	×	×	X	X	Z Z	Z	Z	н	Both transmitting and receiving paths are disabled.
	# # # · · · · · · · · · · · · · · · · ·	III	HHXXXX	† † X X X X	LHHHLL	ODD EVEN ODD EVEN ODD EVEN	X X NA NA NA NA	X X NA NA NA NA	Z Z NA NA NA NA	Z Z H H L	Z Z H L H	H L S S S S S S S S S S S S S S S S S S	Parity logic defaults to transmit mode. Forced-error checking.

ODD = Odd Number Even = Even Number i = 0, 1, 2, 3, 4, 5, 6, 7

TRUTH TABLE

Error Flag Output

Am29833A

Inp	Internal to Device		Outputs Pre-state	Output	
CLR	CLK	Point "P"	ERR _{n-1}	ERR	Function
Н	1	Н	Н	Н	Sample
Н	1	x	L	L	(1's
Н	t	L	X	L	Capture)
٦	Х	х	Х	Н	Clear

Note: OET is HIGH and OER is LOW.

H = HIGH L = LOW 1 = LOW-to-HIGH Transition of Clock X = Don't Care

Z = High Impedance NA = Not Applicable = Store the Error State of the Last Receive Cycle

FUNCTION TABLES (Cont'd.)

Am29853A (Latch Option)

				Inputs					Out	puts		
OET	ŌER	CLR	EN	Rį	Sum of H's of R _i	Τį	Sum of H's (T _i + Parity)	Rį	Tį	Parity	ERR	Function
L	H H H	X X X	X X X	H	ODD EVEN ODD EVEN	NA NA NA NA	NA NA NA NA	NA NA NA NA	H H L	L H L	NA NA NA NA	Transmit mode: transmits data from R port to T port, generating parity. Receive path is disabled.
1111	L L L	L L L	L	NA NA NA NA	NA NA NA NA	III	ODD EVEN ODD EVEN	HHLL	NA NA NA NA	× × × ×	HLHL	Receive mode: transmits data from T port to R port with parity test resulting in error flag. Transmit path is disabled.
H H H	L L L	H H H	L L L	NA NA NA	NA NA NA NA	ĦĦĿĿ	ODD EVEN ODD EVEN	FFEE	NA NA NA NA	2 222	TLT	Receive mode: transmits data from T port to R port, passes parity test resulting in error flag. Transmit path is disabled.
н	L	н	Н	NA	NA	×	х	×	NA	NA	•	Store the state of error flag latch.
Х	Х	L	н	х	Х	Х	×	X	NA	NA	Н	Clear error flag latch.
TTT	IIII	HLXX	**	X L H	X X ODD EVEN	X X X	X X X	Z Z Z Z	Z Z Z Z	Z Z Z Z	H H L	Both transmitting and receiving paths are disabled. Parity logic defaults to transmit mode
L L		X X X	X X X	H	ODD EVEN ODD EVEN	NA NA NA NA	NA NA NA NA	NA NA NA NA	HHLL	ILL	NA NA NA NA	Forced-error checking.

Am29855A (Latch Option)

			-	Inputs					Out	puts		
OET	OER	CLR	EN	Rį	Sum of H's of R _i	Tį	Sum of L's (T _i + Parity)	Rį	Τį	Parity	ERR	Function
L	111	X X X	X X X	HHLL	ODD EVEN ODD EVEN	NA NA NA NA	NA NA NA NA	NA NA NA NA	HLL	LTL	:	Transmit mode: transmits data from R port to T port, generating parity. Receive path is disabled.
H H H	L L L		بالداداد	NA NA NA NA	NA NA NA NA	HLL	ODD EVEN ODD EVEN	IILL	NA NA NA NA	5555	HL	Receive mode: transmits data from T port to R port with parity test resulting in error flag. Transmit path is disabled.
++++	L L L	TITI		NA NA NA NA	NA NA NA NA	##	ODD EVEN ODD EVEN	HHLL	NA NA NA NA	NA NA NA NA	L L	Receive mode: transmits data from T port to R port, passes parity test resulting in error flag. Transmit path is disabled.
H	L	Н	н	NA	NA	×	х	×	NA	NA	•	Store the state of error flag latch.
Х	X	L	Н	Х	Х	X	Х	Х	NA	NA	Н	Clear error flag latch.
H	HH	ΞJ	ΙΙ	×	×	×	X	Z Z	Z Z	Z	н	Both transmitting and receiving paths are disabled.
L L L	1.1.1.1	X X X	X X X	H H L	ODD EVEN ODD EVEN	NA NA NA NA	NA NA NA NA	NA NA NA	HLL	HLHL	•	Forced-error checking.

H = HIGH
L = LOW
t = LOW-to-HIGH transition of clock
X = Don't Care

Z = High impedance
NA = Not applicable
* = Store the Error state of the last
Receive cycle

Odd = Odd number Even = Even number i = 0, 1, 2, 3, 4, 5, 6, 7

TRUTH TABLE Error Flag Output

Am29853A/Am29855A


Inp	uts	internal to Device	Outputs Pre-state	Output	
EN	CLR	Point "P"	ERR _{n - 1}	ERR	Function
L	L	H	X	L H	Pass
L	III	L X H	ХLН	LLH	Sample (1's Capture)
Н	L	Х	Х	Н	Clear
ıπ	тī	X X	ΞL	H	Store

Note: OET is HIGH and OER is LOW.

ORDERING INFORMATION Standard Products

AMD products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: a. Device Number

- b. Speed Option (if applicable)
- c. Package Type
- d. Temperature Range
- e. Optional Processing



Valid Co	mbinations
AM29833A	
AM29853A	PC, PCB, DC, DCB, DE, SC, JC, LC
AM29855A	DE, 00, 10, 10

Valid Combinations


Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released valid combinations, and to obtain additional data on AMD's standard military grade products.

ORDERING INFORMATION (Cont'd.)

API Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. The order number (Valid Combination) for APL products is formed by a combination of: a. Device Number

- b. Speed Option (if applicable)
- c. Device Class
- d. Package Type
- e. Lead Finish



Valid Cor	mbinations
AM29833A	
AM29853A	/BLA, /BKA, /B3A
AM29855A	

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

Group A Tests

Group A tests consist of Subgroups 1, 2, 3, 7, 8, 9, 10, 11.

PIN DESCRIPTION

Am29833A, Am29853A/Am29855A

Output Enable-Receive (Input, Active LOW)

When LOW in conjunction with OET HIGH, the devices are in the Receive mode (Ri are outputs, Ti and Parity are inputs).

Output Enable-Transmit (Input, Active LOW) When LOW in conjunction with OER HIGH, the devices are in the Transmit mode (R; are inputs, T; and Parity are outputs).

Receive Port (Input/Output, Three-State)

Ri are the 8-bit data inputs in the Transmit mode, and the outputs in the Receive mode.

T_I Transmit Port (Input/Output, Three-State)

Ti are the 8-bit data outputs in the Transmit mode, and the inputs in the Receive mode.

Parity Parity Flag (Input/Output, Three-State)

In the Transmit mode, the Parity signal is an active output used to generate odd parity. In the Receive mode, the Ti and Parity inputs are combined and checked for odd parity. When both output enables are HIGH, the Parity Flag is in the high impedance state. When both output enables are LOW, the Parity bit forces a parity error.

Am29833A Only

Error Flag (Output, Open Collector)

In the Receive mode, the parity of the Ti bits is calculated and compared to the Parity input, ERR goes LOW when the comparison indicates a parity error. ERR stays LOW until the register is cleared.

CLA Clear (Input, Active LOW)

When CLR goes LOW, the Error Flag Register is cleared (ERR goes HIGH).

Clock (Input, Positive Edge-Triggered)

This pin is the clock input for the Error Flag register.

Am29853A/Am29855A Only

Error Flag (Output, Open Collector)

In the Receive mode, the parity of the Ti bits is calculated and compared to the Parity input. ERR goes LOW when the comparison indicates a parity error. ERR stays LOW until the latch is cleared. In the Am29855A, the error flag will retain its previous state when OET and OER are HIGH.

Clear (Input, Active LOW)

When CLR goes LOW and EN is HIGH, the Error Flag latch is cleared (ERR ooes HIGH).

Latch Enable (Input, Active LOW) This pin is the latch enable for the Error Flag latch.

ABSOLUTE MAXIMUM RATINGS

- · · · · · · · · · · · · · · · · · · ·
Storage Temperature65 to +150°C
Ambient Temperature with
Power Applied55 to +125°C
Supply Voltage to Ground Potential
Continuous
DC Voltage Applied to Output
for High Output State0.5 V to +5.5 V
DC Input Voltage1.5 V to +6.0 V
DC Output Current, into Outputs 100 mA
DC Input Current30 mA to +5.0 mA

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

OPERATING RANGES

Commercial (C) Devices

Temperature (T _A)	0 to +70°C
Supply Voltage (VCC)	+4.5 V to +5.5 V
Military (M) Devices	
Temperature (T _C)	55 to +125°C
Supply Voltage (VCC)	+4.5 V to +5.5 V

Operating ranges define those limits between which the functionality of the device is quaranteed.

DC CHARACTERISTICS over operating range unless otherwise specified (for APL Products, Group A, Subgroups 1, 2, 3 are tested unless otherwise noted)

Parameter Symbol	Parameter Description		Test Co	nditions	Min.	Max.	Unite
	0 - 1 11011 1/41	V _{CC} = 4.5 V		I _{OH} = -15 mA	2.4	Ì	
Voн	Output HIGH Voltage (Except ERR)	VIN = VIH or \	/IL	I _{OH} = -24 mA	2.0		· ·
			ERR	I _{OL} = 48 mA		0.5	
VOL	Output LOW Voltage	V _{CC} = 4.5 V	All Other Outputs	IOL = 32 mA MIL		0.5	v
		$V_{IN} = V_{IH}$ or		IOL = 48 mA COM'L		0.5 0.5 2.0 0.8 0.7 -1.2 200 150 -550 -0.5 50	
V _{IH}	Input HIGH Voltage	Guaranteed In (Note 1)	put Logical HIC	GH Voltage for All Inputs	2.0		٧
M.	locat I OW Voltage	Guaranteed In		COM'L	1	0.8	
V _{IL}	Input LOW Voltage	LOW Voltage Inputs (Note 1		MIL	1	0.7	\ \
VI	Input Clamp Voltage	V _{CC} = 4.5 V, I	IN = -18 mA		1	-1.2	V
V _{HYST}	Hysteresis for Inputs Ri, Ti			COM'L	200		mV
	· · · · · · · · · · · · · · · · · · ·			MIL	150		1
^I ZL	I/O Port LOW Current	V _{CC} = 5.5 V, \	/IN = 0.4 V			-550	μА
¹ IL	Input LOW Current	V _{CC} = 5.5 V, V	/ _{IN} = 0.4 V			-0.5	mA
hн	Input HIGH Current	V _{CC} = 5.5 V, \	/IN = 2.7 V			50	μΑ
l _k	Input HIGH Current	$V_{CC} = 5.5 \text{ V}$ $V_{IN} = 5.5 \text{ V}$				100	μΑ
^I ZH	I/O Port HIGH Current	V _{CC} = 5.5 V, \	/IN = 2.7 V			100	μА
ZI	I/O Port HIGH Current	V _{CC} = 5.5 V, \	/IN = 5.5 V		1	150	μА
Isc	Output Short-Circuit Current	V _{CC} = 5.5 V, \ (Note 2)	OUT = 0.0 V		- 75	- 250	mA
loff	Bus Leakage Current	V _{CC} = 0 V, V _C	OUT = 2.9 V			100	μΑ
		Ouputs LOW		1	180		
Icc	Power Supply Current		V _{CC} = 5.5 V Outputs Unloaded Outputs HIGH			155	mA
		Suputs Silion		Outputs Hi-Z		170	

Notes: 1. Input thresholds are tested during DC parameter testing, and may be tested in combination with other DC parameters.

2. Not more than one output should be shorted at a time. Duration of the short-circuit test should not exceed one second.


				CO	M'L	N	IIL	
Parameter Symbol	Parameter Description		Test Conditions*	Min.	Max.	Min.	Max.	Units
tрLН	Proposition Polon P. 4s T. T. 4s P.				10		14	ns
^t PHL	Propagation Delay R _i to T _i , T _i to R	i			10		14	ns
t _{PLH}	Barrandian Calau B to Bart				15		20	ns
^t PHL	Propagation Delay R _i to Parity				15		20	ns
^t ZH	Output Enable Time OER, OET to	R _i , T _i and		12		16		ns
t _{ZL}	Parity				12		16	ns
t _{HZ}	Output Disable Time OER, OET to	R _i , T _i and		12	<u> </u>	16		ns
t _{LZ}	Parity				12		16	ns
ts	Ti, Parity to CLK Setup Time (Note	1)		12		16		ns
tH	T _i , Parity to CLK Hold Time (Note	1)	C _L ≈ 50 pF	0		0		ns
t _{REC}	Clear (CLR) to CLK Setup Tim	ne (Note 2)	$R_1 = 500 \Omega$ $R_2 = 500 \Omega$	15		20	1	ns
tpwH		HIGH	1	7		9.5	 	ns
tpWL	Clock Pulse Width (Note 1)	LOW	1	7		9.5		ns
tpwL	Clear Pulse Width	LOW	1	7		9.5		ns
tpHL	Propagation Delay CLK to ERR (No	te 1)	1	 	12		16	ns
tPLH	Propagation Delay CLR to ERR	elay CLR to ERR			16		20	ns
t _{PLH}	Propagation-Delay Ti, Parity to ERR		1		22		25	ns
tpHL	(PASS Mode Only) Am29853A/Am2	9855A			18		20	ns
t _{PLH}			1		15		20	ns
tPHL	Propagation Delay OER to Parity				15		20	ns


^{*}See test circuit and waveforms.

Notes: 1. For Am29853A/Am29855A, replace CLK with EN.


2. Not applicable to Am29853A/Am29855A.

PD3024





CD3024




*For reference only.


1954 G-03

T-90-20

PL 028


PACKAGE OUTLINES (Cont'd.)





PID # 06751E

CL 028



PIO # 06595D

Advanced Micro Devices reserves the right to make changes in its product without notice in order to improve design or performance characteristics. The performance characteristics listed in this document are guaranteed by specific tests, correlated testing, guard banding, design and other practices common to the industry. For specific testing details, contact your local AMD sales representative. The company assumes no responsibility for the use of any circuits described herein.

ADVANCED MICRO DEVICES 901 Thompson Pl., P.O. Box 3453, Sunnyvale, CA 94088, USA TEL: (408) 732-2400 • TWX: 910-339-9280 • TELEX: 34-6306 • TOLL FREE: (800) 538-8450

© 1988 Advanced Micro Devices, Inc. Printed in U.S.A. AIS-WCP-20M-01/88-0