Am29C833A/Am29C853A

Advanced Micro Devices

High-Performance CMOS Parity Bus Transceivers

DISTINCTIVE CHARACTERISTICS

- High-speed CMOS bidirectional bus transceivers
 - T-R delay = 5 ns typical
 - R-Parity delay = 8 ns typical
- Error flag with open-drain output
- Generates odd parity for all-zero protection
- Low standby power
- 200 mV typical input hysteresis on input data ports
- Very high output drive
 - IoL = 48 mA Commercial, 32 mA Military

- Proprietary edge-rate controlled outputs dramatically reduce ground bounce, overshoots and undershoots
- Power up/down disable circuit provides for glitch-free power supply sequencing
- Minimal speed degradation with multiple outputs switching
- Can be powered off while in 3-state, ideal for card edge interface applications
- JEDEC FCT-compatible specs

GENERAL DESCRIPTION

The Am29C833A and Am29C853A are high-performance CMOS parity bus transceivers designed for two-way communications. Each device can be used as an 8-bit transceiver, as well as a 9-bit parity checker/generator. In the transmit mode, data is read at the R port and output at the T port with a parity bit. In the receive mode, data and parity are read at the T port, and the data is output at the R port along with the ERR flag showing the results of the parity test. Each of these devices is produced with AMD's exclusive CS11SA CMOS process, and features a typical propagation delay of 5 ns, as well as an output current drive of 48 mA.

In the Am29C833A, the error flag is clocked and stored in a register which is read at the open-drain \overline{ERR} output, the \overline{CLR} input is used to clear the error flag register. In the Am29C853A, a latch replaces this register, and the \overline{EN} and \overline{CLR} controls are used to pass, store, sample or clear the error flag output. When both output enables are disabled in the Am29C833A and Am29C853A, parity logic defaults to the transmit mode, so that the \overline{ERR} pin reflects the parity of the R port.

The output enables, \overline{OER} and \overline{OET} , are used to force the port outputs to the high-impedance state so that other devices can drive bus lines directly. In addition, the user

can force a parity error by enabling both $\overline{\text{OER}}$ and $\overline{\text{OET}}$ simultaneously. This transmission of inverted parity gives the designer more system diagnostic capability.

The Am29C833A and Am29C853A incorporate AMD's proprietary edge-controlled outputs in order to minimize simultaneous switching noise (ground bounce), overshoots and undershoots. By controlling the output transient currents, ground bounce and output ringing have been greatly reduced. A modified AMD output provides a stable, usable voltage level in less time than a noncontrolled output.

Additionally, speed degradation due to increasing number of outputs switching is reduced. Together, these benefits of edge-rate control result in significant increase in system performance despite a minor increase in device propagation delay.*

A unique I/O circuit provides for high-impedance outputs during power-off and power-up/down sequencing, thus providing glitch-free operation for card-edge and other active bus applications.

The Am29C833A and Am29C853A are available in the standard package options: DIPs, PLCCs, and SOICs.


Publication# 11229 Rev. B Amendment/0issue Date: December 1990

4-38


^{*} For more details refer to a Minimization of Ground Bounce Through Output Edge-Rate Control Application Note (See Chapter 3).




LOGIC SYMBOLS Am29C833A




Am29C853A








Am29C853A




4-40

Am29C833A/Am29C853A

CONNECTION DIAGRAMS (Top View) Am29C833A



Am29C853A



11229-007A

*Also available in 24-Pin Small Outline package; pinout identical to DIPs.

Am29C833A/Am29C853A

4-41

11229-008A

FUNCTION TABLES Am29C833A (Register Option)

Inputs								Out	puts			
ŌĔŦ	ŌER	CLR	CLK	Ri	Sum of H's of Ri	T _i	Sum of H's (T _{i+} Parity)	Ri	T _i	Parity	ERR	Function
L L L	H H H	X X X	X X X	HHLL	ODD EVEN ODD EVEN	NA NA NA	NA NA NA NA	NA NA NA NA	HHLL	H H H	NA NA NA	Transmit mode: transmits data from R port to T port, generating parity. Receive path is disabled.
H H H	L L L	HHHH	† † †	NA NA NA NA	NA NA NA NA	H H L	ODD EVEN ODD EVEN	H H L	NA NA NA NA	NA NA NA NA	HLHL	Receive mode: transmits data from T port to R port with parity test resulting in error flag. Transmit path is disabled.
X	х	L	х	Х	х	Х	×	Х	Х	Х	Н	Clear error flag register.
H H H	H H H	H L H	X X ↑	X X H	X X ODD EVEN	X X X	X X X	Z Z Z Z	Z Z Z Z	Z Z Z Z	+ H L	Both transmitting and receiving paths are disabled. Parity logic defaults to transmit mode.
L L L	L L L	X X X	X X X	HLLL	ODD EVEN ODD EVEN	NA NA NA	NA NA NA NA	NA NA NA	HHLL	HLHL	NA NA NA	Forced-error checking.

H = HIGH

L = LOW

1 = LOW-to-HIGH Transition

X = Don't Care or Irrelevant

Z = High Impedance

NA= Not Applicable

* = Store the State of the Last Receive Cycle ODD = Odd Number EVEN= Even Number

i = 0, 1, 2, 3, 4, 5, 6, 7

Am29C853A (Latch Option)

Inputs									Out	puts		
ŌEŦ	ŌĒR	CLR	ĒN	Ri	Sum of H's of Ri	T i	Sum of H's (Ti+ Parity)	Ri	T _i	Parity	ERR	Function
L L L	TTTT	X X X	× × ×	H L L	ODD EVEN ODD EVEN	NA NA NA	NA NA NA NA	NA NA NA NA	H H L L	L H L H	NA NA NA	Transmit mode: transmits data from R port to T port, generating parity. Receive path is disabled.
1111		1. 1. 1.	L L L	NA NA NA NA	NA NA NA	# # J J	ODD EVEN ODD EVEN	HLLL	NA NA NA	NA NA NA NA	TUTU	Receive mode: transmits data from T port to R port with parity test resulting in error flag. Transmit path is disabled.
1 1 1 I		H H H	اد د د د	NA NA NA	NA NA NA	HHLL	ODD EVEN ODD EVEN	H L L	NA NA NA	NA NA NA	HLHL	Receive mode: transmits data from T port to R port, passes parity test resulting in error flag. Transmit path is disabled.
Н	L	Н	Н	NA	NA	Х	×	X	NA	NA	•	Store the state of error flag latch.
X	Х	L	Н	Х	Х	X	X	Х	NΑ	NA	Н	Clear error flag latch.
- - - - - - - - - - - - - - - - - - -	H H H	XXT	IL	ХХГН	X X ODD EVEN	X X X	X X X	Z Z Z Z	Z Z Z Z	Z Z Z Z	• H H L	Both transmitting and receiving paths are disabled. Parity logic defaults to transmit mode.
		X X X	X X X	HHLL	ODD EVEN ODD EVEN	NA NA NA NA	NA NA NA NA	NA NA NA NA	H	H L H L	NA NA NA NA	Forced-error checking.

H = HIGH

L = LOW

↑ = LOW-to-HIGH Transition

X = Don't Care or Irrelevant

Z= High Impedance

NA= Not Applicable

*= Store the State of the Last Receive Cycle ODD = Odd Number

EVEN= Even Number

i = 0, 1, 2, 3, 4, 5, 6, 7

TRUTH TABLES Error Flag Output Am29C833A

Inputs		Internal to Device		Output	
CLR	CLK	Point "P"	ERR _{n-1}	ERR	Function
Н	1	Н	Н	н	
Н	1	Х	Ĺ	L	Sample (1's Capture)
Н	1	L	Х	L.	
L	Х	X	Х	Н	Clear

Note:

OET is HIGH and OER is LOW.

Error Flag Output Am29C853A

Inj	Inputs EN CLR		Outputs Pre-state	Output]
EN			ERR _{n-1}	ERR	Function
L	L	L	X	L	Pass
. L	L	Н	X	Н	rass
L	Н	L	X	L	
L	Н	X	Ĺ	L	Sample (1's Capture)
L	Н	Н	Н	н	
Н	L	Х	Х	Н	Clear
Н	Н	Х	L	L	Store
Н	Н	х	Н	Н	31016

Note:

OET is HIGH and OER is LOW.



ORDERING INFORMATION **Standard Products**

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: a. Device Number


- a. Device values

 b. Speed Option (if applicable)

 c. Package Type

 d. Temperature Range

 e. Optional Processing



Valid Combinations							
AM29C833A	PO 00 10						
AM29C853A	PC, SC, JC						

Valid Combinations


Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.



MILITARY ORDERING INFORMATION APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. The order number (Valid Combination) is formed by a combination of:

- Device Number
- Speed Option (if applicable) b.
- **Device Class** Package Type Lead Finish



Valid Combinations						
AM29C833A	/BLA					
AM29C853A	/BLA					

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, or to check on newly released combinations.

Group A Tests

Group A tests consist of Subgroups 1, 2, 3, 7, 8, 9, 10, 11.



PIN DESCRIPTION

Am29C833A/Am29C853A

OER

Output Enable Receive (Input, Active LOW)

When LOW in conjunction with OET HIGH, the devices are in the Receive mode (R_i are outputs, T_i and Parity are inputs).

ÖET

Output Enable Transmit (Input, Active LOW)

When LOW in conjunction with \overline{OER} HIGH, the devices are in the Transmit mode (R_i are inputs, T_i and Parity are outputs).

Ri

Receive Port (Input/Output, Three-State)

R_i are the 8-bit data outputs in the Transmit mode, and the inputs in the Receive mode.

T_i

Transmit Port (Input/Output, Three-State)

T_i are the 8-bit data outputs in the Transmit mode, and the inputs in the Receive mode.

Parity

Parity Flag (Input/Output, Three-State)

In the Transmit mode, the Parity signal is an active output used to generate odd parity. In the Receive mode, the T_i and Parity inputs are combined and checked for odd parity. When both output enables are HIGH, the Parity Flag is in the high impedance state. When both output enables are LOW, the Parity bit forces a parity error.

Am29C833A Only

ERR

Error Flag (Output, Open Drain)

In the Receive mode, the parity of the T_i bits is calculated and compared to the Parity input. ERR goes LOW when the comparison indicates a parity error. ERR stays LOW until the register is cleared.

CLR

Clear (Input, Active LOW)

When CLR goes LOW, the Error Flag Register is cleared (ERR goes HIGH).

CLK

Clock (Input, Positive Edge-Triggered)

This pin is the clock input for the Error Flag register.

Am29C853A Only

ERR

Error Flag (Output, Open Drain)

In the Receive mode, the parity of the Tibits is calculated and compared to the Parity input. ERR goes LOW when the comparison indicates a parity error. ERR stays LOW until the latch is cleared.

CLR

Clear (Input, Active LOW)

When CLR goes LOW, the Error Flag latch is cleared (ERR goes HIGH).

EN

Latch Enable (Input, Active LOW)

This pin is the latch enable for the Error Flag latch.



ABSOLUTE MAXIMUM RAT	INGS
Storage Temperature	-65 to +150°C
Supply Voltage to Ground Potential Continuous	-0.5 V to +7.0 V
DC Output Voltage	-0.5 V to $+6.0$ V
DC Input Voltage	-0.5 V to +6.0 V
DC Output Diode Current: Into Output Out of Output	+50 mA 50 mA
DC Input Diode Current: Into Input Out of Input	+20 mA -20 mA
DC Output Current per Pin: Into Output Out of Output	+100 mA -100 mA
Total DC Ground Current (n x loL + m x lcct) mA (Note 1)	
Total DC Vcc Current (n x lo _H + m x lcct) mA (Note 1)	1

Note:

1. n = number of outputs, m = number of inputs.

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

OPERATING RANGES

Commercial (C) Devices

Ambient Temperature (T_A) 0 to +70°C Supply Voltage (Vcc) +4.5 to +5.5 V

Military (M) Devices

Ambient Temperature (T_A) -55 to +125°C Supply Voltage (Vcc) +4.5 to +5.5 V

Operating ranges define those limits between which the functionality of the device is guaranteed.



DC CHARACTERISTICS over operating range unless otherwise specified (for APL Products, Group A, Subgroups 1, 2, 3 are tested unless otherwise noted)

Parameter Symbol	Parameter Description	Test Conditio	ns		Min.	Max.	Unit
Vон	Output HIGH Voltage	Vcc = 4.5 V, Vin = Vihor Vil	Iон = -15 mA				V
Vol	Output LOW Voltage	Vcc = 4.5 V,	MIL lo _L = 32	mA		0.5	V
		VIN = VIH OF VIL	COM'L lot =	48 mA		0.5	V
ViH	Input HIGH Voltage	Guaranteed Input Logical	Am29C853A	·		-	v
		HIGH Voltage (Note 1)	Am29C833A		-		ľ
VIL	Input LOW Voltage	Guaranteed In Voltage for All	put Logical LOW Inputs (Note 1)			0.8	٧
Vı	Input Clamp Voltage	Vcc = 4.5 V, I _{IN} = -18 mA				-1.2	V
I₄∟	Input LOW Current	Vcc = 5.5 V, In	put Only	VIN = 0.0 V		-5	μА
Iн	Input HIGH Current	Vcc = 5.5 V, In	put Only	VIN = 5.5 V		5	μA
Тогн	Output Off-State Current	Vcc = 5.5 V, I/0	O Port	Vout = 5.5 V		10	μА
lozL	(High Impedance)	Vcc = 5.5 V, I/0	Vout = 0.0 V		-10	μA	
Isc	Output Short-Circuit Current	Vcc = 5.5 V, Vc	o = 0 V (Note	2)	-60		mA
Icco			VIN = Vcc or	MIL		1.5	
1000	0. 11 0	Vcc = 5.5 V	GND	M'L lot = 48 mA 0.5 29C853A All Inputs 2 29C833A Ogical LOW (S (Note 1)) 18 mA -1. 25 Only Vin = 0.0 V -5 25 Only Vin = 5.5 V 10 27 (Note 2) -60 28 Vout = 0.0 V -10 29 Vout = 0.0 V 1.5 20 COM'L 1.5 20 COM'L 1.5 21 Outputs Open 275	1.2	mΑ	
	Static Supply Current	Outputs Open		Ri, Ti, Parity		1.5	
Ісст			VIN = 3.4 V CLR, CLK, (Note 4)		3.0	mA⁄ Bit	
lccot	Dynamic Supply Current	Vcc = 5.5 V (No	ote 3)	Outputs Open		275	μ A /
				Outputs Loaded		400	MHz/ Bit

Notes:

- 1. Input thresholds are tested in combination with other DC parameters or by correlation.
- 2. Not more than one output shorted at a time, duration should not exceed 100 milliseconds.
- 3. Measured at a frequency ≤ 10 MHz with 50% duty cycle.
- 4. For Am29C853A, replace CLK with EN.
- † Not included in Group A tests.



SWITCHING CHARACTERISTICS for light capactive loading over operating ranges unless otherwise specified (for APL Products, Group A, Subgroups 9, 10, 11 are tested unless otherwise noted)

	ļ				Comm	nercial	Mili	tary	
Symbol	Parameter Description			Test Conditions*	Min.	Мах.	Min.	Max.	Unit
t PLH	Propagation Delay to Rit	to Ti,			2	10.5	2	12	ns
tphi.	Ti to Ri (Note 3)		2	10.5	2	12	ns		
t _{PLH}	Propagation Delay R⊢to Parity			4	13	4	14.5	ns	
t _{PHL}					4	13	4	14.5	ns
tzн	Output Enable Time OEF	R, OE	T to Ri, Ti		2	10.5	2	12	ns
tzl	and Parity				2	10.5	2	12	ns
tHZ	Output Disable Time OE	R, OE	T to R _i , T _i		1.5	10.5	1.5	12	ns
tız	and Parity				1.5	10.5	1.5	12	ns
ts	Ti, Parity to CLK Setup Time (Note 1)				8		10		ns
tн	Ti, Parity to CLK	K Am29C833A		$C_L = 50 \text{ pF}$ $R_1 = 500 \Omega$	0		2		ns
	Hold Time (Note 1) Am29C853A		$R_1 = 500 \Omega$	1		3		ns	
trec	Clear (CLR) to CLK Setup Time (Note 2)			2		4		ns	
tрwн	Olevel D. Jan Wilshie (Nata		HIGH		6		9		ns
tpwL	Clock Pulse Width (Note 1)		LOW		6		9		ns
tpw∟	Clear Pulse Width		LOW		6		9		ns
t _{PHL}	Propagation Delay CLK	to ERI	R (Note 1)		2	10	2	14	ns
tplH	Propagation Delay CLR	Propagation Delay CLR to ERR			8	18	8	21	ns
tplH	Propagation Delay Ti, Parity to ERR				6	19	6	21	ns
t PHL	(PASS Mode Only) Am2	(PASS Mode Only) Am29C853A			6	19	6	21	ns
t PLH	D 055]	2	13	2	15	ns
t _{PHL}	Propagation Delay OER	to Pai	rity		2	13	2	15	ns

^{*}See Test Circuit and Waveforms listed in Chapter 2.

Notes:

^{1.} For Am29C853A, replace CLK with EN.

^{2.} Applies only to Am29C833A.

For more details refer to a Minimization of Ground Bounce Through Output Edge-Rate Control Application Note (See Chapter 3).



SWITCHING CHARACTERISTICS for heavy capacitive loading over operating ranges unless otherwise specified (Note 4)

Combat			Comn	nercial	Mil	1	
Symbol		Test Conditions*	Min.	Max.	Min.	Max.	Unit
<u>tpl</u> H	Propagation Delay to Ri to Ti,		2	14	2	15.5	ns
t _{PHL}	Ti to Ri (Note 3)		2	15	2	16.5	ns
t PLH	Propagation Delay Ri to Parity		4	18	4	19.5	ns
t PHL	r lopagation belay Ri to Panty	C _L = 300 pF	4	18	4	19.5	ns
tzн	Output Enable Time OER, OET to Ri, Ti	$R_1 = 500 \Omega$ $R_2 = 500 \Omega$	2	14	2	15.5	ns
tzL	and Parity		2	18.5	2	20.0	
tplH			2	18			ns
t _{PHL}	i to R _i (Note 3) ropagation Delay R _i to Parity output Enable Time OER, OET to R _i , T _i				2	20	ns
tHZ	Output Disable Time OFF OFT to D. T.		2	17	_2	19	ns
	·	CL = 5 pF	1.5	7	1.5	8.5	ns
tız	and Parity	$R_1 = 500 \Omega$ $R_2 = 500 \Omega$	1.5	7	1.5	8.5	ns

^{*}See Test Circuit and Waveforms listed in Chapter 2.

Notes:

- 1. For Am29C853A, replace CLK with EN.
- 2. Applies only to Am29C833A.
- For more details refer to a Minimization of Ground Bounce Through Output Edge-Rate Control Application Note (See Chapter 3).
- 4. These parameters are guaranteed by characterization but not production tested.