

# T-75-33-05 PT212AT 1200/300 bps **Full Duplex Modem**

Advanced Signal Processing Division

September 1989

### Description


The PT212AT 1200 bps modem circuit is fabricated using an advanced Double-Poly Silicon-Gate CMOS process. The monolithic chip performs all signal processing functions required for a Bell 212A/103 compatible modem. Handshaking protocols, and mode control functions are provided by a general purpose single-chip  $\mu$ C. The PT212AT' and  $\mu$ C, along with several components to handle the control and telephone line interfaces, provide a high performance, cost-effective solution for an intelligent Bell 212A-compatible modern design.

The modern chip performs the modulation, demodulation, filtering and certain control and self-test functions required for a Bell 212A-compatible modem, as well as additional functional enhancements. Switched capacitor filters provide channel isolation, spectral shaping and fixed compromise equalization for both high and low speed modes.

A novel switched-capacitor modulator and a digital coherent demodulator provide 1200 bps QPSK operation while a separate digital FSK modulator and demodulator handle the 0-300 bps requirement. The PT212AT includes an integral DTMF tone generator on-chip. The receive filter and energy detector may be configured for call progress tone detection (dialtone, busy, ringback, voice), providing the front end for a smart dialer.

- Functions as 212A and 103 Compatible Modem
- Performs all Signal Processing Functions
- ullet Interfaces to Single Chip  $\mu$ C Which Handles Handshaking Protocols and Mode Control Functions
- DTMF Tone Generation PT212AT
- Pin and Firmware Compatible with the PT212AT (Without integral DTMF) for Easy Upgrade
- Call Progress Tone Detection for Smart Dialer **Applications**
- On Chip Oscillator Uses Standard 3.6864 MHz Crystal
- Few External Components Required
- Industrial Temperature Range Option (-40°C to
- Operates from +5 and -5 Volt Supplies
- Low Operating Power: 35 mW Typical
- 28-Lead Ceramic DIP, 28-Lead Plastic DIP, and 28-Lead Surface Mount Packages
- A PT212AT Designer's Kit Is Available

**Connection Diagram** 28-Lead Dip (Top View)



### 28-Lead PLCC

(Pin numbers same as 28-Lead DIP. See page 12.)

### Order Information

	Temperature	
Туре	Range	Package
1. PT212ATC	0 to +70°C	28-Lead Ceramic DIP
2. PT212ATP	0 to +70°C	28-Lead Molded DIP
.3. PT212ATJ	0 to +70°C	28-Lead Molded
		Surface Mount

# Absolute Maximum Ratings

V <sub>DD</sub> to DGND or AGND	7.0 V
V <sub>SS</sub> to DGND or AGND	–7.0 V
Voltage at any Input	V <sub>DD</sub> + 0.3 to
Matterna at a State Const.	V <sub>SS</sub> -0.3 V
Voltage at any Digital Output	$V_{DD}$ + 0.3 $V$ to
	DGND -0.3 V
Voltage at any Analog Output	$V_{DD}$ + 0.3 V to
	V <sub>SS</sub> -0.3 V
Operating Temperature Range	0°C to 70°C
Storage Temperature Range	-65°C to +150°C
Lead Temperature (soldering 10 s)	300°C

T-75-33-05

<b></b>								
Pin No. 1	Pin Desc SLIM	Soft Limiter Output. Connect external 0.033 $\mu$ F capacitor here.	<b>Pin No.</b> 10	Pin Des	cription XMIT Data. Serial data from host. Disconnected when in digital loop.			
2	LIM	Comparator input. Connected external 0.033 $\mu F$ capacitor here.	11 12	XTL2 XTL1	Frequency control. 3.6864 MHz XTAL oscillator, operating parallel			
3	RXIN	Line signal to modem. From active or passive Hybrid output.			mode. Provides timing, sampling and clocks.			
4	DOT	If HS = 1, forces a 1200 bps dotting pattern on the transmit path, for use when programming the 212AT high speed self-test mode. Both RCV and XMIT paths are in SYNC mode during dotting transmission, overriding the setting of SYNC, and of HSK1, HSK2. If HS = 0, DOT HSK1 and HSK2 pins select one of three	13	SCR	Serial Clock Receive. In SYNC mode, 1200 Hz bit clock recovered from RCVD signal. May be pin-selected (MOD1, MOD2) as local transmit clock (SLAVE mode); provided on SCT pin if selected. AXD changes on negative edge, sampled on positive edge. Undefined in ASYNC mode.			
		test conditions, forces a 155 bps dotting pattern for use in lowspeed self-test mode. 1 = Normal Path, 0 = Dotting.	14	RXD	RCVD Data. Serial data to host, Internally clamped to mark (= 1) when modem is in digital loop or EDET is inactive (= 1).			
5	ETC	External Transmit Clock. 1200 Hz external clock providing XMTR timing in SYNC mode, selected by MOD1, MOD2 pins. TXD changes on negative edge, sampled on positive edge. Provided on SCT pin if selected.	15	RLST	Remote Loop Status, used in RDL mode. Responding modem: sets RLST = 0 upon receipt of unscrambled mark for 154 – 231 ms. Initiating modem: asserts RLST = 0 upon receipt of scrambled mark for 231 – 308 ms. (See Table 3).			
6	SYNC	Selects CHAR ASYNC or BIT SYNC mode. 1 = ASYNC mode: enables XMIT & RCV buffers, sets character length according to MOD1, MOD2 pins. 0 = SYNC mode: disables buffers, selects TX clock source according to MOD1, MOD2 pins. Active only if HS = 1.	16 17 19	HSK1, HSK2 TEST	When the TEST pin is inactive (high), HSK1 and HSK2 select one of four transmit conditions, for use when programming the Handshake sequences. (See Table 1). When TEST is active (low), the HSK1 and HSK2 pins select one of three test conditions, or, alternatively, the dial-			
<b>7</b>	EDET	Energy Detect. In data mode,  EDET = 0 if valid signal above threshold is present for 155 ± 50			er mode used for call progress tone detection and DTMF tone generation.			
		ms, EDET = 1 if signal below	18	DGND	Digital Ground			
		threshold for $> 17 \pm 7$ ms. In dialer mode, follows on/off variations of call-progress tones, when $\overline{TXSQ} = 0$	20 21	MOD2 <sup>1</sup> MOD1 <sup>1</sup>	Selects character length (ASYNC) or TX clock (SYNC). In ASYNC mode, selects 8, 9, 10, or 11 bit character.			
8	HS <sup>1</sup>	Selects modem speed. 1 selects 1200 bps. 0 selects 300 bps. (Note)			length; in SYNC mode, selects inter- nal, external or recovered RCV			
9	SCRM	Scrambler. "0" disables scrambler and descrambler for testing purposes.		tion.  DGND Digital Ground  MOD2 <sup>1</sup> Selects character length (ASYNC TX clock (SYNC). In ASYNC mod selects 8, 9, 10 or 11 bit character length; in SYNC mode, selects in				

#### Notes:

<sup>1.</sup> For PT212AT in dialer mode,  $O/\overline{A}$ , HS, MOD1 and MOD2 select the DTMF to be generated (see Table 2).

The PT212AT is pin and function compatible with the PT212AT (without integral DTMF); in upgrade applications, insure proper state of TXSQ as indicated. See Technical Bulletin M-1.

T-75-33-05

Pin No.	Pin Desc	cription
22	SCT	Serial Clock Transmit. 1200 Hz clock providing XMTR timing in SYNC mode. SCT source (INT., EXT., SLAVE) selected by MOD1, MOD2 pins. TXD changes on negative edge, sampled on positive edge. Internal clock provided in ASYNC mode.
23	TXSQ <sup>2</sup>	Squelch XMTRS in data mode.  0 = Both XMTRS off; 1 = turns on  XMTR selected by HS pin. In dialer  mode, 0 = DTMF generator OFF/Call  progress detection. 1 = DTMF generator ON.
24	O/Ā <sup>1</sup>	Orig/Answer Mode Select. Assigns channels to XMTRS/RCVRS.  1 = Originate mode, 0 = Answer mode.
25	TXO	Line signal from modem. To active or passive Hybrid input. A coupling capacitor of at least 0.033 $\mu f$ is recommended.
26	AGND	Analog Ground
27	$V_{SS}$	Negative power supply $V_{SS} = -5.0 \text{ V}$
28	$V_{DD}$	Positive power supply $V_{DD} = +5.0 \text{ V}$

#### Functional Description\*

Refer to Figure 1.

#### **Transmitter**

The transmitter consists of high-speed and low-speed modulators, a transmit buffer and scrambler, and a transmit filter and line driver. In high-speed asynchronous mode, transmit data from the Data Terminal Equipment enters the transmit buffer, which synchronizes the data to the internal 1200 bps clock. Data which is underspeed relative to 1200 bps periodically has the last stop bit sampled twice resulting in an added stop bit. Similarly, overspeed input data periodically has unsampled --- and therefore deleted --- stop bits. The MOD1 and MOD2 pins choose 8, 9, 10 or 11 bit character lengths. In synchronous mode the transmit buffer is disabled. The transmitter clock source may be chosen by MOD1 and MOD2 internal, external or derived from the recovered received data. A scrambler precedes encoding to ensure that the line spectrum is sufficiently distributed to avoid interference with the in-band supervisory singlefrequency signaling system employed in most Bell System toll trunks. The randomized spectrum also facilitates timing

$$Y_i = X_i \oplus Y_{i-14} \oplus Y_{i-17}$$

where  $X_i$  is the scrambler input bit at time i.  $Y_i$  is the scrambler output bit at time i and  $\oplus$  denotes the XOR operation.

212A-type modems achieve full-duplex 1200 bps operation by encoding transmitted data by bit-pairs (dibits), thereby halving the apparent data rate. The resultant reduced spectral width allows both frequency channels to coexist in a limited bandwidth telephone channel with practical levels of filtering. The four unique dibits thus obtained are gray-coded and differentially phase modulated onto a carrier at either 1200 Hz (originate mode) or 2400 Hz (answer mode). Each dibit is encoded as a phase change relative to the phase of the preceding signal dibit element:

Dibit	Phase Shift (deg)
00	+90
01	0
11	-90
10	180

At the receiver, the dibits are decoded and the bits are reassembled in the correct sequence. The left-hand digit of the dibit is the one occurring first in the data stream as it enters the modulator after the scrambler. The lowspeed transmitter generates phase-coherent FSK using one of two programmable tone generators. Answer mode mark (2225 Hz) is also utilized as answer tone in both low and high speed operation.

In Dialer mode, both tone generators are employed to generate DTMF tone pairs. The summed modulator outputs drive a lowpass filter which serves as a fixed compromise amplitude and delay equalizer for the phone line and reduces output harmonic energy well below maximum specified levels. The filter output drives an output buffer amplifier with low output impedance. At the TXO pin, the buffer provides 700 mVrms in data mode, for a nominal –9 dBm level at the line, assuming 2 dB loss in the data access arrangement.

### **DTMF Tone Generation**

The PT212AT includes on-chip DTMF generation, using two programmable tone generators. Dialer mode must be selected ( $\overline{\text{TEST}} = \text{HSK1} = \text{HSK2} = 0$ ) for DTMF dialing. The O/ $\overline{\text{A}}$ , HS, MOD1 and MOD2 pins are used to select the required digit according to the encoding scheme *shown in* 

recovery in the receiver. The scrambler is characterized by the following recursive equation:

<sup>\*</sup>For additional information contact sales office for Applications Note ASP-1

<sup>&</sup>quot;Theory of Operation -PT212AT" and Technical Bulletins M1, M3 & M4.

T-75-33-05

Table 2, and the tones are turned on and off by the logic level on TXSQ. The generated tones meet the applicable CCITT and EIA requirement for tone dialing. DTMF output levels are 0.9 Vrms (low group) and 1.1 Vrms (high group).

#### Receiver

The received signal from the line-connection circuitry passes through a lowpass filter which performs anti-aliasing and compromise amplitude and delay equalization of the incoming signal. Depending upon mode selection (originate/answer) the following mixer either passes or down converts the signal to the 1200 Hz bandpass filter. In analog loopback mode, the receiver originate and answer mode assignments are inverted, which forces the receiver to operate in the transmitter frequency band. The 1200 Hz bandpass filter passes the desired received signal while attenuating the adjacent transmitted signal component reflected from the line (talker echo). The chosen passband shape converts the spectrum of the received high-speed signal to 100% raised cosine to minimize intersymbol interference in the recovered data. Following the filter is a soft limiter and a signal energy detector. An external capacitor is used to eliminate offset between the soft limiter output and the following limiter.

The energy detector provides a digital indication that energy is present within the filter passband at a level above a preset threshold. At least 2 dB of hysteresis is provided between on and off levels to stabilize the detector output. In dialer mode, the detector output is used to provide logic level indication of the presence of call progress tones.

The limiter output drives the QPSK demodulator and the carrier and clock recovery phase-locked loops. The low speed FSK demodulator shares part of the clock recovery loop. The QPSK demodulator and carrier loop form a digital coherent detector. This technique offers a 2 dB advantage in error performance compared to a differential demodulator. The demodulator output are in-phase (I) and quadrature (Q) binary signals which together represent the recovered dibit stream. The dibit decoder circuit utilizes the recovered clock signal to convert this dibit stream to serial data at 1200 bps.

The recovered bit stream is then descrambled, using the inverse of the transmit scrambler algorithm. In synchronous mode the descrambler output is identically the received data, while in asynchronous mode the descrambler output stream is selectively processed by the receive buffer. Underspeed data presented to the transmitting modem passes essentially unchanged through the receive buffer.

Overspeed data, which had stop bits deleted at the transmitter, has those stop bits reinserted by the receive buffer. (Generally, stop bit lengths will be elastic). The receive buffer output is then presented to the receive data pin (RXD) at a nominal intracharacter rate of 1219.05 bps.

#### Master Clock/Oscillator/Divider Chain

The PT212AT may be controlled by either a quartz crystal operating in parallel mode or by an external signal source at 3.6864 MHz. The crystal should be connected between XTL1 and XTL2 pins, with a mica or high-Q ceramic 30 pF capacitor from each pin to digital ground (see Figure 1). An external circuit may be driven from XTL2. In this case, AC coupling to a high impedance load should be used. Note that total capacitance to ground from XTL2. including such an external circuit, should be 30 pF. Crystal requirements;  $R_S < 150$  ohms,  $C_1 = 18$  pF, parallel mode, tolerance (accuracy, temp, aging) less than ±75 ppm. An external TTL drive may be applied to the XTL2 pin, with XTL1 grounded. Internal divider chains provide the timing signals required for modulation, demodulation, filtering, buffering, encoding/decoding, energy detection and remote digital loopback. Timing for line connect and disconnect sequences (handshaking) derives from the host controller. ensuring maximum applications flexibility.

### **Control Considerations**

The host controller, whether a dedicated microcontroller or a digital interface, controls the PT212AT as well as the line connect circuit and other IC's. On-chip timing and logic circuitry has been specifically designed to simplify the development of control firmware.

### Operating and Test Modes

Table 1 indicates the operating and test modes defined by the eight control pins. The PT212AT (together with the host controller) supports analog loopback, and local and remote digital loopback modes. Analog loopback forces the receiver to the transmitter channel. The controller forces the line control circuit on-hook but continues to monitor the ring indicator. This mode is available for lowspeed, highspeed synchronous and highspeed asynchronous operation. In local digital loop, the modem I.C. isolates the interface, slaves the transmit clock to SCR (high-speed mode), and loops received data back to the transmitter. In remote digital loop, local digital loop is initiated in the farend modem by request of the near-end modem, if the farend modem is so enabled. The PT212AT includes the handshake sequences required for this mode; the controller merely monitors RLST and controls remote loopback according to Table 3. Remote loop is only available in high-speed mode.

Š

ξ

# RLST

SCRIM

T-75-33-05 DIGITAL DESCRAMBLER RECEIVE BUFFER HS MUX ģ SCR 4 TEST TRANSMIT BUFFER FSK DTMF MODULATOR/GENERATOR DIBIT DECODER HSK1 HSK2 CLOCK RECOVERY LOOP/FSK DEMODULATOR OPSK DEMODULATOR SCRAMBLER ENERGY FSK LPF/ SLICER ۱¥ CARRIER PLL EDET ▲ TXSO ENCODER LIMITER 1336 SOFT TEST OPSK MODULATOR BANDPASS FILTER CLOCK GENERATOR BALANCED + CRYSTAL OSCILLATOR PRE. FILTER TRANSMIT · SS AGND DGND VDD ANTI-ALIAS FILTER RECEIVE FILTER Figure 1 Block Diagram £15 \$ 12 **1** AXEN I 1xo ♠ 3.6864 MHz

T-75-33-05

Answer Tone In this mode, 2225 Hz answer tone is transmitted provided TXSQ is inactive high (=1). Receive data rate is selected as normal with the HS pin. This permits the data rate of the originating modem to be determined while answer tone is continuously transmitted.

Force **Continuous** Mark

Disconnects TXD pin from the transmitter and forces the signal internally to a mark (logic 1).

Force Continuous Space

Disconnects TXD pin from the transmitter and forces the signal internally to a space (logic 0).

Analog Loop

Receiver is forced to the transmitter channel. With modem on-hook (disconnected from line) signal from TXO is reflected through hybrid to RXIN.

**Local Digital** Loop

Internally connects  $\overline{\mbox{RXD}}$  to  $\overline{\mbox{TXD}}$  and SCR to SCT. Transmitted data (TXD) and clock (ETC) are ignored. SCR and SCT are provided. RXD is forced to 1.

Remote **Digital** Loop

Initiating modem: If RDL is initiated  $(\overline{TEST} = 0, HSK1 = 1, HSK2 = 0), \overline{TXD}$  is isolated, RXD is clamped to a 1 and unscrambled mark is transmitted. When high speed scrambled dotting pattern is detected, scrambled mark is transmitted. At this point, upon receipt of scrambled mark, RLST is set to 0.

Responding modem: Upon receipt of unscrambled mark when in data mode  $(\overline{TEST} = HSK1 = HSK2 = 1)$ ,  $\overline{RLST}$  is set to 0. Upon detecting this the controller responds by setting TEST and HSK2 to 0, and the PT212AT isolates TXD, clamps RXD to 1, and transmits a 1200 bps scrambled dotting pattern. At this point, upon receipt of a scrambled mark signal, the PT212AT internally loops RCVR data and clock to the XMTR, and resets  $\overline{\text{RLST}}$ to 1. (See Table 3)

**Dialer Mode** 

The PT212AT provides DTMF tone generation and energy indication at EDET pin to identify call progress tones, i.e. dial, busy and ringback. The DTMF digit is selected by the levels on O/A, HS. MOD1 and MOD2 according to Table 2. Tone generation is turned on and off by the level on  $\overline{TXSQ}$ . 1 = on, 0 = off.

T-75-33-65

**Electrical Characteristics** Unless otherwise noted:  $V_{DD} = 5.0 \text{ V} \pm 5\%$ ,  $V_{SS} = -5.0 \text{ V} \pm 5\%$ , DGND = AGND = 0 V,  $T_A = 0^{\circ}\text{C}$  to 70°C, typical characteristics specified at  $V_{DD} = 5.0 \text{ V}$ ,  $V_{SS} = -5.0 \text{ V}$ ,  $V_{A} = 25^{\circ}\text{C}$ ; all digital signals are referenced to DGND, all analog signals are referenced to AGND.

Table 1 Operating and Test Modes

DOT	HS	SYNC	MOD1	MOD2	TEST	HSK1	HSK2	Description	SCT
0	_	Х	Х	Х	1	1	1	Dotting Pattern (155 or 1200 bps)	INT
1		_	-	_ :	1	0	0	Answer Tone	X
1	_	_	_	_	1	0	1	Force Continuous Mark	X
1	_ '	_	_	_	1	1	0	Force Continuous Space	X
1	1	1	O	0	1 1	1	1	ASYNC, 8 Bit	INT
1	1	1	0	1	1	1	1	ASYNC, 9 Bit	INT
1	1	1	1	1	1	1	1	ASYNC, 10 Bit	INT
1	1	1	1	0	1	1	1	ASYNC, 11 Bit	INT
1	1	0	1	1	1	1	1	SYNC, Internal	INT
1	1	0	1	0	1	1	1	SYNC, Slave	SCR
1	1	0	0	1	1	1	1	SYNC, External	ETC
_	_ '	_	-	_	0	0	1	Analog Loop	ETC
1	_	Х	Х	Х	0	1 1	1	Local Digital Loop	SCR
1	1	X	Х	Х	0	1	0	Response to Far End Request for RDL	SCR
1	0	Х	Х	Х	-	_	-	Low Speed Mode	X
1	X	Х	X	Х	0	0	0	Dialer Mode <sup>1</sup>	X
1	1	-	_	-	0	1	0	Remote Digital Loop Initiate	X

Key:

SCT - TX Buffer and PSK Modulator Clock

SCR - Receive Clock

ETC - External Clock Input

INT - Internal 1200 Hz Clock

X - Don't Care

- - Set as appropriate for desired operating condition.

Table 2 DTMF Encoding<sup>2</sup>

O/Ā	HS	MOD1	MOD2	DTMF Digit		
0	0	0	0	0		
0	0	0	1	1		
0	0	1	0	2		
0	0	1	1	3		
0	1	0	. 0	4		
0	1	0	1	5		
0	1	1	0	6		
0	1	1	1	7		
1	0	0	0	8		
1	0	0	1	9		
1	0	1	0	•		
1	0	1	1	#		
1	1	0	0	Α		
1	1	0	1	В		
1	1	1	0	С		
1	1	. 1	1	D		

### Notes

- DTMF digit is selected according to Table 2. TXSQ enables the tone generator: 1 = ON, 0 = OFF. TXSQ = 0 allows energy detection of call progress tones in both the PT212A and PT212AT.
- For DTMF to operate dialer mode must be asserted (TEST = HSK1 = HSK2 = 0).

T-75-33-05

Table 3 Remote Digital Loopback (RDL) Command Sequences

Modem Action	Controller Action	TEST	HSK1	HSK2	RLST
Data Mode		1	1	1	1
Initiate RDL: Disable scrambler Disconnect TXD	"INITIATE RDL"	0	1	0	1
Force 1 on RXD Transmit unscrambled mark (U.M.)					
Recognize Dotting for 231 – 308 ms Enable scrambler Transmit scrambled mark (S.M.)					
Recognize S.M. for 231 – 308 ms Connect TXD Unclamp RXD "RDL ESTABLISHED"					
		0	1	0	0
Response to far end request: U.M. recognized for 154 – 231 ms		1	1	1	0
"RDL REQUESTED"	"RDL RESPONSE OK"	0	1	0	0
Disconnect TXD Force 1 on RXD Force Sync Slave Mode Transmit Dotting					
S.M. recognized Internally loop Receiver to Transmitter "RDL ESTABLISHED"					
Terminate RDL:	TXSQ active 80 ms	0	1	0	
Reset to Data Mode	173Q active 80 ms	1	1	1* 1	0 1

<sup>\*</sup>TEST = HSK1 = HSK2 = 1 may be asserted at any time after "RDL ESTABLISHED" and before terminating.

## **Energy Detector**

Symbol	Characteristic	Condition	Min	Тур	Max	Units
	Data mode					
V <sub>thon</sub>	OFF/ON Threshold	Voltage Level at RXIN	İ	6.5		mV <sub>rms</sub>
V <sub>thoff</sub>	ON/OFF Threshold	Pin In Data Mode		5.2		
ton	Energy Detect Time	At EDET Pin	105	155	205	ms
t <sub>off</sub>	Loss of Energy Detect Time		10	17	24	ms
·	Dialer Mode					
V <sub>thon</sub>	OFF/ON Threshold Dialtone	Voltage Level at RXIN		10		mV <sub>rms</sub>
V <sub>thon</sub>	OFF/ON Threshold Busy/Ringback	Pin in Dialer Mode		4.6		
t <sub>on</sub>	Energy Detect in the Dialer Mode	At EDET Pin	25	30	35	ms
	(Detecting Call Progress Tones)					
t <sub>off</sub>	Energy Detect in the Dialer Mode	1	30	36	42	ms
	(Detecting Call Progress Tones)	1				

T-75-33-05

## Analog Line Interface

Symbol	Characteristic	Condition	Min	Тур	Max	Units
V <sub>line</sub>	Output Level at TXO: Data Mode			0.7		V <sub>rms</sub>
V <sub>tonh</sub>	Output Level at TXO: DTMF HIGH Group	1	1	1.1		V <sub>rms</sub>
$V_{tonl}$	Output Level at TXO: DTMF LOW Group	·	İ	0.9	1	V <sub>rms</sub>
V <sub>TXSQ</sub>	Output Level at TXO: TXSQ Active			0.3		mV <sub>rms</sub>
P <sub>ext</sub>	Extraneous frequency output relative to	Any DTMF digit		1	-20	dB
	DTMF power.	ļ	1			
Z <sub>RXIN</sub>	Input Impedance at RXIN			100		K
V <sub>oo</sub>	Output Offset at TXO			5.0		mV

## Masterclock Input

Symbol	Characteristic	Condition	Min	Тур	Max	Ünits
F <sub>clock</sub>	Clock Frequency			3.6864		MHz
T <sub>clock</sub>	Clock Frequency Tolerance	i	01		+.01	%
V <sub>exth</sub>	External Clock Input HIGH	XTL2 driven and XTL1 grounded	4.5			V
V <sub>extl</sub>	External Clock Input LOW	XTL2 driven and XTL1 grounded			0.5	V

## Digital Interface

Characteristic	Condition	Min	Тур	Max	Units
Input Voltage LOW				0.6	V
Input Voltage HIGH		2.2			V
Output Voltage LOW	I <sub>L</sub> = 2.0 mA			0.6	V
Output Voltage HIGH	$I_{L} = -2.0 \text{ mA}$	3.0		}	V
Input Current LOW	DGND ≤ V <sub>IN</sub> ≤ V <sub>IL</sub> , All Digital Inputs	-100			μΑ
Input Current HIGH	$V_{IH} \leq V_{IN} \leq V_{DD}$	-50			μΑ
Operating Current	V <sub>DD</sub> = 5.0 V		4.3	10	mA
Operating Current	V <sub>SS</sub> = -5.0 V No Analog Signals		-2.7	-5.0	mA
	Input Voltage LOW Input Voltage HIGH Output Voltage LOW Output Voltage HIGH Input Current LOW Input Current HIGH Operating Current	Input Voltage LOW Input Voltage HIGH Output Voltage LOW Output Voltage HIGH Input Current LOW IL = 2.0 mA IL = -2.0 mA IL	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	Input Voltage LOW Input Voltage HIGH Output Voltage EOW Input Voltage EOW Output Voltage HIGH IL = $-2.0 \text{ mA}$ 3.0 Input Current LOW DGND $\ll V_{IN} \ll V_{IL}$ , $-100 \text{ All Digital Inputs}$ Input Current HIGH Operating Current VDD = $5.0 \text{ V}$ No Analog Signals Operating Current VSS = $-5.0 \text{ V}$ -2.7	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$

## Transmit (Async/Sync) and Receive (Sync/Async) Buffers

Symbol	Characteristic	Condition	Min	Тур	Max	Units
L <sub>txchar</sub>	Input Character Length	Start bit + data	8		11	bits
В	location Circuit - Bata	bits + stop bit				
R <sub>txchar</sub>	Input Intracharacter Signaling Rate	At TXD pin	1170	1200	1212	bps
Lbreak	Input Break Sequence Length	At TXD pin	23			bits
R <sub>txchar</sub>	Output Intracharacter Signaling Rate	At RXD pin		1219.05		bps
F <sub>cxr</sub> (ORIG)	HS Cxr Freq. (Orig. Mode)	Unmodulated Carrier		1200		Hz
F <sub>cxr</sub> (ANS)	HS Cxr Freq. (Ans. Mode)	Unmodulated Carrier		2400		Hz
Baud	Dibit Rate	High Speed Mode	ł	600		Baud
F <sub>mark</sub> (ORIG)	Mark Frequency Originate Mode (1270)	Low Speed Mode		1269.42		Hz
F <sub>space</sub> (ORIG)	Space Frequency Originate Mode (1070)	Low Speed Mode		1066.67		Hz

T-75-33-05


# Transmit (Async/Sync) and Receive (Sync/Async) Buffers (Continued)

Symbol	Characteristic	Condition	Min	Тур	Max	Units
F <sub>mark</sub> (ANS)	Mark Frequency Answer Mode/Answer Tone (2225)	Low Speed Mode		2226.09	-	Hz
F <sub>space</sub> (ANS)	Space Frequency Answer Mode (2025)	Low Speed Mode		2021.05		Hz
F <sub>tonl</sub>	DTMF Low Frequency Tone Group	Dialer Mode		698.2		Hz
				771.9		
				853.3		
				942.3		
Ftonh	DTMF High Frequency Tone Group	Dialer Mode		1209.4		Hz
				1335.7		
				1476.9		
				1634.0		
Tol	Tolerance of all above	1				
•	Frequencies/Data Rates		-0.01		+0.01	%
bps	Data Rate	Low Speed Mode	0		300	bps

### System Performance


Symbol	Characteristic	Condition	Min	Тур	Max	Units
BER (High- Band Receive)	Bit Error Rate: SNR required for BER = 10 <sup>-5</sup> @ 1200 bps on a 3002-C0 line, with 5 kHz white noise referred to 3 KHz. Figures shown are for originate mode. (Note: P <sub>line</sub> values assume 4 dB net gain from line to RXIN. Net gain varies with DAA type and design).	P <sub>line</sub> = -34 dBm P <sub>line</sub> = -48 dBm		10 11	dB dB	
	Telegraph Isochronous Distortion	Back-to-Back, 300 bps (Low Speed Mode)		10		% Pea

Figure 2 Bit Error Rate vs Signal-to-Noise Ratio




Note  $\ensuremath{\mathsf{BER}}$  measured in synchronous mode, using an AEA S3A channel simulator.

Figure 3 2-Wire Bit Error Test Setup




T-75-33-05

## 28-PLCC



### 28-Lead C-DIP



28-Lead P-DIP
\*Consult Factory