

### **ADVANCED INFORMATION**

1K Commercial Industrial

X24LC01 X24LC01I

128 x 8 Bit

# **Electrically Erasable PROM**

T-46-13-27

### **TYPICAL FEATURES**


- 3V-6V V<sub>CC</sub> Operation
- Low Power CMOS
- -2 mA Active Current Typical
- --60 μA Standby Current Typical
- Internally Organized 128 x 8
- 2 Wire Serial Interface
  - -- Provides Bidirectional Data Transfer Protocol
- Four Byte Page Write Mode
- Self Timed Write Cycle
  - —Typical Write Cycle Time of 5 ms
- Inherent 100 + Years Data Retention
- 8-Pin Mini-DIP Package
- 8-Pin SOIC Package


#### **DESCRIPTION**

The X24LC01 is a CMOS 1024 bit serial E<sup>2</sup>PROM, internally organized as 128 x 8. The X24LC01 features a serial interface and software protocol allowing operation on a two wire bus.

Xicor E<sup>2</sup>PROMs are designed and tested for applications requiring extended endurance.

### **PIN CONFIGURATIONS**





### PIN NAMES

1 to 3	No Connect
4	V <sub>SS</sub>
5	SDA Serial Data
6	SCL Serial Clock
7	No Connect
8	V <sub>CC</sub> +3V to +6V

#### **ABSOLUTE MAXIMUM RATINGS\***

Temperature Under Blas X24LC01	65°C to +135°C
Storage Temperature	65°C to +150°C
Voltage on any Pin with	
Respect to Voc.	
D.C. Output Current	6 MA
Lead Temperature (Soldering 10 Seconds)	
(Soldering 10 Seconds)	300°C

#### \*COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and the functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

# D.C. OPERATING CHARACTERISTICS

X24LC01 T<sub>A</sub> = 0°C to +70°C, V<sub>CC</sub> = +3V to +6V, unless otherwise specified. X24LC01I T<sub>A</sub> = -40°C to +85°C, V<sub>CC</sub> = +3V to +6V, unless otherwise specified.

Ob. al	Parameter		Limits		Units	Test Conditions	
Symbol	Parameter	Min.	Typ.(1)	Max.			
Icc	Power Supply Current		2.0	3.0	mA	f <sub>SCL</sub> = 100 KHz	
I <sub>SB</sub> (2)	Standby Current V <sub>CC</sub> = 6V			150	μΑ	$V_{IN} = GND \text{ or } V_{CC}$	
I <sub>SB</sub> (2)	Standby Current V <sub>CC</sub> = 3V			50	μΑ	$V_{IN} = GND \text{ or } V_{CC}$	
I <sub>LI</sub>	Input Leakage Current		0.1	10	μΑ	$V_{IN} = GND \text{ to } V_{CC}$	
ILO	Output Leakage Current		0.1	10	μΑ	$V_{OUT} = GND \text{ to } V_{CC}$	
V <sub>IL</sub> (3)	Input Low Voltage	-1.0		V <sub>CC</sub> ×0.3	٧		
Λ <sup>IH</sup> (3)	Input High Voltage	V <sub>CC</sub> ×0.7		V <sub>CC</sub> + 0.5	٧		
V <sub>OL</sub>	Output Low Voltage			0.4	٧	I <sub>OL</sub> = 2.1 mA	

CAPACITANCE  $T_A = 25^{\circ}\text{C}$ , f = 1.0 MHz,  $V_{CC} = 5\text{V}$ 

Symbol	Test	Max.	Units	Conditions
C <sub>I/O</sub> (4)	Input/Output Capacitance (SDA)	8	pF	$V_{I/O} = 0V$
C <sub>IN</sub> (4)	Input Capacitance (SCL)	6	pF	$V_{IN} = 0V$

### A.C. CONDITIONS OF TEST

M.O. COMPINIONS OF	
Input Pulse Levels	$V_{CC} \times 0.1$ to $V_{CC} \times 0.9$
Input Rise and Fall Times	10 ns
Input and Output Timing Levels	V <sub>CC</sub> ×0.5
Output Load	1 TTL Gate and C <sub>L</sub> = 100 pF

Notes: (1) Typical values are for  $T_A=25^{\circ}C$  and nominal supply voltage (5V).

- (2) SDA and SCL require pull-up resistor.
- (3) V<sub>IL</sub> min. and V<sub>IH</sub> max. are for reference only and are not tested.
- (4) This parameter is periodically sampled and not 100% tested.

# SYMBOL TABLE

WAVEFORM	INPUTS Must be steady	OUTPUTS Will be steady
	May change from Low to High	Will change from Low to High
	May change from High to Low	Will change from High to Low
XXXXX	Don't Care: Changes Allowed	Changing : State Not Known
<b>⋙⋘</b>	N/A	Center Line is High impedance

# A.C. CHARACTERISTICS LIMITS

X24LC01 T<sub>A</sub> = 0°C to +70°C, V<sub>CC</sub> = +3V to +6V, unless otherwise specified. X24LC01I T<sub>A</sub> = -40°C to +85°C, V<sub>CC</sub> = +3V to +6V, unless otherwise specified.


# **Read & Write Cycle Limits**

Symbol	Parameter	Min.	Max.	Units	
fscl	SCL Clock Frequency	0	100	KHz	
T <sub>I</sub>	Noise Suppression Time Constant at SCL, SDA Inputs		100	ns	
t <sub>AA</sub>	SCL Low to SDA Data Out Valid	0.3	3.5	μs	
<sup>t</sup> BUF	Time the Bus Must Be Free Before a New Transmission Can Start	4.7		μs	
tHD:STA	Start Condition Hold Time	4.0		μs	
tLOW	Clock Low Period	4.7		μs μs	
tHIGH	Clock High Period	4.0			
t <sub>SU:STA</sub>	Start Condition Setup Time	4.7		μs	
thd:dat	Data In Hold Time	0		μs	
t <sub>SU:DAT</sub>	Data in Setup Time	250		ns	
t <sub>R</sub>	SDA and SCL Rise Time		1	μs	
t <sub>F</sub>	SDA and SCL Fall Time		300	ns	
tsu:sто	Stop Condition Setup Time	4.7		μs	
t <sub>DH</sub>	Data Out Hold Time	300		ns	

### **Typical Power-Up Timing**

Symbol	Parameter	Typ.(5)	Units
t <sub>PUR</sub> (6)	Power-Up to Read Operation	2.0	ms
t <sub>PUW</sub> (6)	Power-Up to Write Operation	2.0	ms

# **Bus Timing**



Notes: (5) Typical values are for  $T_A = 25^{\circ}C$  and nominal supply voltage (5V).


(6) This parameter is periodically sampled and not 100% tested.

**Write Cycle Limits** 

	Symbol	Parameter	Min.	Typ.(7)	Max.	Units
Ì	t <sub>WR</sub> (8)	Write Cycle Time	<u>-</u>	5	10	ms

The write cycle time is the time from a valid stop condition of a write sequence to the end of the internal erase/program cycle. During the write cycle, the X24LC01 bus interface circuits are disabled, SDA is allowed to remain high, and the device does not respond to its word address.

**Write Cycle Timing** 



### PIN DESCRIPTIONS

#### Serial Clock (SCL)

The SCL input is used to clock all data into and out of the device.

### Serial Data (SDA)

SDA is a bidirectional pin used to transfer data into and out of the device. It is an open drain output and may be wire-ORed with any number of open drain or open collector outputs.

An open collector output requires the use of a pull-up resistor. For selecting typical values, refer to the Guide-lines for Calculating Typical Values of Bus Pull-Up Resistors graph.

# **DEVICE OPERATION**

The X24LC01 supports a bidirectional bus oriented protocol. The protocol defines any device that sends data onto the bus as a transmitter, and the receiving device as the receiver. A controller initiates data transfers, and

provides the clock for both transmit and receive operations.

### **Clock and Data Conventions**

Data states on the SDA line can change only during SCL LOW. SDA state changes during SCL HIGH are reserved for indicating start and stop conditions. Refer to Figures 1 and 2.

#### **Start Condition**

All commands are preceded by the start condition, which is a HIGH to LOW transition of SDA when SCL is HIGH. The X24LC01 continuously monitors the SDA and SCL lines for the start condition and will not respond to any command until this condition has been met. This is true only if the previous sequence was correctly terminated with a stop condition.

Notes: (7) Typical values are for  $T_A=25^{\circ}\text{C}$  and nominal supply voltage (5V).

(8) twn is the minimum cycle time to be allowed from the system perspective unless polling techniques are used. It is the maximum time the device requires to automatically complete the internal write operation.

Figure 1: Data Validity





Figure 2: Definition of Start and Stop



### **Stop Condition**

All communications are terminated by a stop condition, which is a LOW to HIGH transition of SDA when SCL is HIGH. The stop condition is also used by the X24LC01 to place the device in the standby power mode after a read sequence. A stop condition can only be issued after the transmitting device has released the bus.


# Acknowledge

Acknowledge is a software convention used to indicate successful data transfers. The transmitting device will release the bus after transmitting eight bits. During the ninth clock cycle the receiver will pull the SDA line LOW to acknowledge that it received the eight bits of data. Refer to Figure 3.

The X24LC01 will always respond with an acknowledge after recognition of a start condition, a seven bit word address and a  $R/\overline{W}$  bit. If a write operation has been selected, the X24LC01 will respond with an acknowledge after each byte of data is received.

In the read mode the X24LC01 will transmit eight bits of data, release the SDA line and monitor the line for an acknowledge. If an acknowledge is detected and no stop condition is generated by the controller, the X24LC01 will continue to transmit data. If an acknowledge is not detected, the X24LC01 will terminate further data transmissions and await the stop condition to return to the standby power mode.

Figure 3: Acknowledge Response From Receiver




### WRITE OPERATIONS

### **Byte Write**

To initiate a write operation, the controller sends a start condition followed by a seven bit word address and a write bit. The X24LC01 responds with an acknowledge, then waits for eight bits of data and then responds with an acknowledge. The controller then terminates the

transfer by generating a stop condition, at which time the X24LC01 begins the internal write cycle to the non-volatile memory. While the internal write cycle is in progress, the X24LC01 inputs are disabled, and the device will not respond to any requests from the controller. Refer to Figure 4 for the address, acknowledge and data transfer sequence.

Figure 4: Byte Write



#### **Page Write**

The most significant five bits of the word address define the page address. The X24LC01 is capable of a four byte page write operation. It is initiated in the same manner as the byte write operation, but instead of terminating the transfer of data after the first data byte, the controller can transmit up to three more bytes. After the receipt of each data byte, the X24LC01 will respond with an acknowledge.

After the receipt of each data byte, the two low order address bits are internally incremented by one. The high order five bits of the address remain constant. If the controller should transmit more than four data bytes prior to generating the stop condition, the address counter will "roll over" and the previously transmitted data will be overwritten. As with the byte write operation, all inputs are disabled until completion of the internal write cycle. Refer to Figure 5 for the address, acknowledge and data transfer sequence.

### **Acknowledge Polling**

The disabling of the inputs can be used to take advantage of the typical 5 ms write cycle time. Once the stop condition is issued to indicate the end of the host's write operation the X24LC01 initiates the internal write

cycle. ACK polling can be initiated immediately. This involves issuing the start condition followed by the word address for a read or write operation. If the X24LC01 is still busy with the write operation no ACK will be returned. If the X24LC01 has completed the write operation an ACK will be returned and the controller can then proceed with the next read or write operation.


### **READ OPERATIONS**


To terminate a read operation, the controller must elther issue a stop condition during the ninth cycle or hold SDA high during the ninth clock cycle (i.e. not issue an acknowledge) and then issue a stop condition later.

#### **Byte Read**

To initiate a read operation, the controller sends a start condition followed by a seven bit word address and a read bit. The X24LC01 responds with an acknowledge and then transmits the eight bits of data. If the controller does not acknowledge the transfer and generates a stop condition, the X24LC01 will discontinue transmission. Refer to Figure 6 for the start, word address, read bit, acknowledge and data transfer sequence.

Figure 5: Page Write






Sequential Read

Figure 7: Sequential Read

Sequential read is initiated in the same manner as the byte read. The first data byte is transmitted as with the byte read mode, however, the controller now responds with an acknowledge, indicating it requires additional data. The X24LC01 continues to output data for each acknowledge received. The read operation is terminated by the controller not responding with an acknowledge and generating a stop condition.

The data output is sequential, with the data from address n followed by the data from n+1. The address counter for read operations increments all address bits, allowing the entire memory contents to be serially read during one operation. When the highest address is reached, the counter "rolls over" to address 0 and the X24LC01 continues to output data for each acknowledge received. Refer to Figure 7 for the address, acknowledge and data transfer sequence.





T-46-13-27

0109-13


# X24LC01, X24LC01I

# **FUNCTIONAL DIAGRAM** (8) V<sub>CC</sub> —— H.V. GENERATION TIMING & CONTROL START CYCLE (4) V<sub>SS</sub> ----START STOP LOGIC (5) SDA -CONTROL LOGIC E<sup>2</sup>PROM 32 X 32 XDEC (6) SCL -LOAD INC WORD ADDRESS COUNTER 32 R∕₩ YDEC 8 СК \_D<sub>OUT</sub> PIN DATA REGISTER D<sub>OUT</sub> ACK

T-46-13-27

# X24LC01, X24LC01I

Guidelines for Calculating Typical Values of Bus Pull-Up Resistors



# **ORDERING INFORMATION** SERIAL E2PROMs

Device Order Number	Organization	Package								Temp.	1	Processing Level		
		S	P	D	С	F1	F2	K	J	E	G	Trange	rconnology	
X24LC01S	128 x 8	•										†	CMOS	Standard
X24LC01SI	128 x 8	•										I	CMOS	Standard
X24LC01P	128 x 8		•									†	CMOS	Standard
X24LC01Pl	128 x 8		•					·				1	CMOS	Standard

#### Key:

 $\dagger$  = Blank = Commercial = 0°C to +70°C

I = Industrial = -40°C to +85°C

 $M = Military = -55^{\circ}C \text{ to } + 125^{\circ}C$ 

S = 8-Lead Plastic Small Outline Gull Wing

P = 8-Lead Plastic DIP

D = Cerdip

C = Side Braze

F1 = Ceramic Flat Pack for X2864A, X2864B, X2864H and X28C64 F2 = Ceramic Flat Pack for X28C256 and X28C256B

J = J-Hook Plastic Leaded Chip Carrier
E = Ceramic Pin Grid Array
J = J-Hook Plastic Leaded Chip Carrier
Ceramic Leadless Chip Carrier (Solder Seal)
G = Ceramic Leadless Chip Carrier (Glass Frit Seal)

#### LIMITED WARRANTY

Devices sold by Xicor, Inc. are covered by the warranty and patent indemnification provisions appearing in its Terms of Sale only. Xicor, Inc. makes no warranty, express, statutory, implied, or by description regarding the information set forth herein or regarding the freedom of the described devices from patent infringement. Xicor, Inc. makes no warranty of merchantability or fitness for any purpose. Xicor, Inc. reserves the right to discontinue production and change specifications and prices at any time and without notice.

Xicor, Inc. assumes no responsibility for the use of any circuitry other than circuitry embodied in a Xicor, Inc. product. No other circuits, patents, licenses are implied.

Xicor products are covered by one or more of the following U.S. Patents: 4,263,664; 4,274,012; 4,300,212; 4,314,265; 4,326,134; 4,393,481; 4,404,475; 4,450,402; 4,486,769; 4,488,060; 4,520,461; 4,533,846; 4,599,706; 4,617,652; 4,668,932; 4,752,912; 4,829,482. Foreign patents and additional patents

#### LIFE RELATED POLICY


In situations where semiconductor component failure may endanger life, system designers using this product should design the system with appropriate error detection and correction, redundancy and back-up features to prevent such an occurrence.

- Xicor's products are not authorized for use as critical components in life support devices or systems.

  1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

# PACKAGING INFORMATION


# 8-LEAD PLASTIC SMALL OUTLINE GULL WING PACKAGE TYPE S





NOTE: ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS)

# PACKAGING INFORMATION

# 8-LEAD PLASTIC DUAL IN-LINE PACKAGE TYPE P







NOTE: ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS)