

PT79ST2 Series


2.0 AMP NEGATIVE STEP-DOWN
INTEGRATED SWITCHING REGULATORSLTS079
(Revised 5/31/2000)

- High Efficiency
- Self-Contained Inductor
- Short Circuit Protection
- Over-Temperature Protection

The PT79ST2 Series are Negative 3-terminal Integrated Switching Regulators (ISR). These ISRs have a maximum output current of -2.0 Amps and an output voltage that is laser trimmed. They have excellent

line and load regulation with internal short circuit and over-temperature protection. With high conversion efficiency, these ISRs can power a diversity of circuits used in a wide variety of industrial applications.

Standard Application



C1 = Optional ceramic (1 μ F)
C2 = Required Electrolytic (100 μ F)
C3 = Optional ceramic (1–5 μ F)

Pin-Out Information

Pin	Function
1	GND
2	-V _{in}
3	-V _{out}

(For dimensions and PC board layout, see Package Style 500)

Ordering Information

PT79ST2	XX	Y
Output Voltage	Package Suffix	
53 = -5.13 Volts	V = Vertical Mount	

Specifications

Characteristics (T _a = 25°C unless noted)	Symbols	Conditions	PT79ST2 SERIES			Units
			Min	Typ	Max	
Output Current	I _o	Over V _{in} range	-0.1*	—	-2.0	A
Short Circuit Current	I _{sc}	V _{in} = V _o - 3V	—	-3.5	—	A _{pk}
Input Voltage Range	V _{in}	-0.1 ≤ I _o ≤ -2.0 Amp, V _o = -5.13V	-8	—	-20	V
Output Voltage Tolerance	ΔV _o	Over V _{in} range, I _o = -2.0 Amp T _a = 0°C to shutdown	—	±1.0	±3.0	%V _o
Line Regulation	Reg _{line}	Over V _{in} range	—	40	75	mV
Load Regulation	Reg _{load}	-0.1 ≤ I _o ≤ -2.0 Amp	—	30	50	mV
V _o Ripple/Noise	V _n	V _{in} = -8V, I _o = -2.0 A, V _o = -5.13V	—	70	—	mV _{pp}
Transient Response (with req'd output capacitor)	t _{tr}	50% load change V _o = over/undershoot	—	100 5	—	μSec %V _o
Efficiency	η	V _{in} = -10V, I _o = -2.0 A, V _o = -5.13V	—	85	—	%
Switching Frequency	f _o	Over V _{in} range, I _o = -2.0A	600	650	700	kHz
Recommended Operating Temperature Range	T _a	Free Air Convection, (40-60LFM) Over V _{in} and I _o ranges	0	—	+65	°C
Thermal Resistance	θ _{ja}	Free Air Convection, (40-60LFM)	—	45	—	°C/W
Storage Temperature	T _s	—	-40	—	+125	°C
Mechanical Shock	—	Per Mil-STD-883D, Method 2002.3	—	500	—	G's
Mechanical Vibration	—	Per Mil-STD-883D, Method 2007.2, 20-2000 Hz, soldered in a PC board	—	5	—	G's
Weight	—	—	—	7.0	—	Grams

* ISR will operate down to no load with reduced specifications.

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.