# Am6148

# Advanced Micro Devices

# Microprocessor-Compatible 8-Bit A/D Converter

## DISTINCTIVE CHARACTERISTICS

- 1 us conversion time
- Trimmed internal voltage reference
- 0.1% nonlinearity
- Ratiometric operation
- Low operating voltages
- Internal matched gain, reference and offset resistors
- Microprocessor compatible
- Three-state outputs
- Pin-programmable unipolar or bipolar two's complement conversion
- Conversion complete output available as interrupt or as multiplexed output on data bus
- Available in slim, 24-pin, 0.3-in. package


#### **GENERAL DESCRIPTION**

The Am6148 is a microprocessor-compatible, 8-bit, high-speed, analog-to-digital converter. It includes a precision reference, DAC, comparator, SAR, scale resistors, 3-state output buffers and control logic. The Am6148 is offered in a space-saving, .300-inch-wide, 24-pin package. The Am6148 is capable of completing an 8-bit conversion in under one microsecond and can handle input voltage ranges of 0 to +10 V, 0 to +5 V, and ±5 V without external components. With appropriate external resistors, the user can program the device to operate on other input-signal ranges (2 or 3 precision

resistors are required). Full 8-bit monotonic performance with no missing codes is guaranteed over temperature. It has three-state outputs for bus compatibility and a status output.

The Am6148 is useful in microprocessor-based systems or can be used in a stand-alone mode. The conversion time is short enough to allow most microprocessors to accept data immediately after requesting a conversion. Applications include analog I/O subsystems, process control and servo-control.


## **BLOCK DIAGRAM**



03067-001A

Publication # 03067 Rev. C Amendment /0

# **CONNECTION DIAGRAM**



Slim, 0.3" Package

03067-002A


Am6148

## ORDERING INFORMATION

#### Standard Products

AMD standard products are available in several packages and operating ranges. The ordering number (Valid Combination) is formed by a combination of:

- a. Device Number
- b. Speed Option (if applicable)
- c. Package Type
- d. Temperature Range
- e. Optional Processing



Microprocessor-Compatible 8-Bit A/D Converter

#### **Valid Combinations**

Valid Combinations					
Am6148	DC, DCB, XM, XC				

Am6148


Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.

# MILITARY ORDERING INFORMATION

## **APL Products**

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-M-38510 and MIL-STD-883C requirements. The ordering number (Valid Combination) is formed by a combination of: a. Device Number

- b. Speed Option (If applicable)
- f. Device Class
- g. Package Type
- h. Lead Finish



#### **Valid Combinations**

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check on newly released combinations.

#### **Group A Tests**

Group A tests consist of Subgroups 1, 2, 3, 4, 5, 6,

#### PIN DESCRIPTION

# $\overline{CC}$

#### **Conversion Complete**

This active-LOW output indicates the end of a conversion

## CLK

#### Clock

A TTL level clock is used at this input to produce the internal timing of the Am6148 during a conversion.

#### CODESEL

#### **Code Select**

A logic 1 on this input enables the Am6148 to output data in binary offset format; a logic 0 results in two's complement format.

#### -COMP

#### Comparator Inverting Input

Allows the user to add an offset voltage to null the system or as a zero reference. It may also be used as a high-impedance input, normally it is connected to analog ground.

#### COMPENSATION

#### Reference Amplifier Compensation

An external capacitor is connected between this pin and V— to provide frequency compensation for the DAC reference amplifier.

# CS

#### Chip Select

Enables the Am6148 for read and start conversion operations.

# $D_0 - D_7$

## **Data Outputs**

Eight three-state outputs, used to transfer data from the Am6148 to the processor.

# **GAIN R**

#### Reference Input Gain Resistor

A 2.5  $k\Omega$  resistor in series with the positive input of the DAC reference amplifier. When 2.5 V is applied to this

pin, a 1.0-mA reference current flows to the DAC. This produces a DAC full-scale current of 4 mA.

#### 5

#### Start Conversion

An active LOW input that resets the successive approximation register. When  $\overline{S}$  is taken back HIGH, the Am6148 begins a conversion.

## R

#### Read

An active-LOW input that enables the three-state outputs and allows data to be transferred from the Am6148 to the processor.

#### RIN

## **Analog Input Resistor**

A 2.5-k $\Omega$  resistor in series with the summing node at the noninverting input to the comparator. It converts the analog input voltage to a current for comparison with the current at the DAC lo output. When the DAC has a reference current of 1.0 mA, this input can be used alone for a 0 to +10 V input range, or in conjunction with the Roff input for a –5 to +5 V range.

## Roff

# **Input Offset Resistor**

A 1.25-k $\Omega$  resistor in series with the summing node at the noninverting input of the comparator. When this input is connected to the 2.5-V reference, a half-scale offset current enters the summing node. This allows a bipolar input range of –5 to +5-V at the R<sub>IN</sub> input. The R<sub>OFF</sub> pin may also be used as an analog voltage input for a 0 to +5 V range. When R<sub>OFF</sub> is not used, this pin should be connected to AGND.

#### VREE

#### Reference Voltage Output

The output of the internal, precision 2.5 V reference.

#### THEORY OF OPERATION

A conversion cycle in the Am6148 begins by taking the Start Conversion, S. input LOW simultaneously with CS LOW and the CLK input LOW: this resets the Successive Approximation Register (SAR). When S is returned HIGH, all bits of the SAR are ones with the exception of the MSB, which is set to a zero. The output of the SAR is fed to a DAC that converts it to a current. The current from the DAC output is then compared with the current generated by the analog input voltage. Based on this comparison, the SAR either keeps the MSB as a zero or resets it to a one before beginning the next approximation. This process of successive removal and testing continues until all bits have been tested. At that time the Conversion Complete, CC, output goes LOW, and the Am6148 is ready to output the data byte or begin a new conversion

Read operations in the Am6148 are initiated by taking  $\overline{CS}$  and  $\overline{R}$  both LOW to enable the three-state data outputs. When the three-state outputs are enabled there are two formats for reading data out of the Am6148: two's complement format is selected by holding CODESEL LOW during the read, and binary offset is selected by holding CODESEL HIGH. Table 1 shows the complete decoding of the Am6148 control lines.

The full-scale output current of the DAC is determined by the reference current supplied to the GAIN R and/or REFiN inputs of the Am6148. The DAC full-scale output current is four times the reference current. The GAIN R input is a 2.5-k $\Omega$  series resistor that will convert the 2.5 V internal reference voltage into a 1-mA reference current.

Once the DAC reference current is set up, the Am6148 can be operated with either a unipolar or bipolar input signal. Two inputs are provided for unipolar operation, the Rin input has a 2-k $\Omega$  resistor connected between it and the comparator summing node. The Roff input is identical to Rin, except the value of the resistor is 1.25 k $\Omega$ . The Rin input is used alone for a unipolar input of 0 to +10 V and the Roff input is used alone for 0 to +5-V signals. The bipolar operation of the Am6148 requires a half-scale offset current to be supplied to the comparator summing node. This can be accomplished by connecting the Roff input to the Vrief output, which produces a 2-mA offset current to the comparator sum-

ming node. A -5 to +5 V input signal can be applied at  $R_{\text{IN}}$ .

#### **DEFINITION OF TERMS**

**Resolution:** The number of possible analog input levels an A/D will resolve. Expressed as the number of output bits, or 1 part in 2<sup>n</sup> where n is the number of bits.

Monotonicity (Missing Codes): Monotonicity is a property of the D/A within a successive approximation (S/A) A/D. Each increment in the digital code to the D/A is accompanied by an analog output that is greater than, or equal to, that of the proceeding code. Monotonicity of the D/A is a necessary requirement for a S/A A/D to have no missing codes.

Differential Nonlinearity: The deviation between the actual code width of an A/D from the ideal code width. The code width is defined as the range of analog input value which produces a given digital output code. An ideal value of a code width is equivalent to FSR/2°, where n is the number of bits.

**Linearity**: The deviation of each individual code from an ideal straight-line transfer curve between zero and full scale, with the straight line measured from the middle of each particular code.

Inherent Quantization Error: Quantization Error is a direct consequence of the resolution of the A/D. All analog voltages within a given range are represented by a single digital output code. There is, therefore, an *inherent* ±1/2 LSB conversion error even for a perfect A/D.

Gain Error: Defined as the difference between the analog input levels required to produce the first and the last digital output-code transitions. Gain error is a measure of the deviation between the actual gain from the ideal gain of FS-2 LSB.

**Unipolar Offset Error**: Difference between the ideal (+1/2 LSB) and the actual analog input level required to produce the first digital code transition (00....00 to 00....01) over the complete temperature range.

Signals						
CLK	cs	s	R	CODESEL	cc	Function
Х	1	Х	Х	Х	Х	Outputs Three-stated
0	0	0	Х	Х	Х	Reset SAR
Х	0	1	0	X	1	Outputs Three-stated
Х	0	1	0	0	0	Read Data (Two's Complement Code)
Х	0	1	0	1	0	Read Data (Binary Offset Code)

TABLE 1. AM6148 CONTROL SIGNAL DECODING

X = Don't Care

3-49

**Bipolar Offset Error**: Difference between the ideal (1/2 FSR – 1/2 LSB) and the actual analog input level required to produce the major carry-output digital-code transition (from 01....11 to 10....00).

Power Supply Sensitivity: A measure of the change in gain of the A/D resulting from a change in supply voltage. Usually expressed in total %FS for a percentage change in supply voltage.

Conversion Time: The measure of how long it takes for the A/D to arrive at the correct digital-output code. It is the time between the clock edge that starts a conversion after receiving a start command and the edge of the status line (CC) which signifies that the conversion is completed.

Am6148

# **MAXIMUM RATINGS**

Storage Temperature Lead Temperature (Soldering 60 sec)	-65 to +150°C 300°C
Minimum Operating Voltage	9.7 V
V+ to DGND	-0.3 to +7.0 V
V- to DGND	+0.3 to -7.0 V
Max Differential V+ to V-	±12 V
Digital Inputs to DGND	-0.5 to +6.0 V
AGND to DGND	± 1 V
VREF Max Output Current	15 mA
Max Input Current at REFin	2 mA
Voltage at GAIN R, REFin	V- to V+
Voltage at Rin, Roff	±12 V
DAC Compliance Voltage	-2 to +12 V

Stresses above those listed under MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

# **OPERATING RANGES**

Commerical	0 to +70°C
Military	−55 to +125°C
Die Size	0.116 x 0.156 in.

Operating ranges define those limits between which the functionality of the device is guaranteed.

Am6148 3–51

# **ELECTRICAL CHARACTERISTICS**

(These specifications apply for commercial: V+ = +5 V, V- = -5.2 V  $\pm 5\%$ ; military: V+ =  $\pm 5$  V,  $\pm 4.5$  V &  $\pm 5.5$  V, V<sub>REF</sub> connected to GAIN R, 0°C  $\leq$  T  $\leq$  70°C and fclock = 500 kHz.) Included in Group A Subgroups 1,2,3,4,5,6 as noted.

Parameter	Description	Test Conditions		Min.	Max.	Unit
Transfer Cl	naracteristics					
	Resolution			8	8	bit
	Monotonicity			8	8	bit
	Differential Nonlinearity				±1/2	LSB
	Linearity				±1/2	LSB
	Inherent Quantization Error				±1/2	LSB
	Unipolar Gain Error	$V_{IN} = 0 \text{ to } +5 \text{ V}$			±4	LSB
		$V_{IN} = 0 \text{ to } +10 \text{ V}$	COM'L		±2	LSB
			MIL		±4	LSB
	Unipolar Offset Error				±1	LSB
	Bipolar Gain Error	$V_{IN} = -5 \text{ V to } +5 \text{ V}$	COM'L		±2	LSB
			MIL		±4	LSB
	Bipolar Offset Error				±2	LSB
	Pos Power Supply Sensitivity	V+ = +4.5  to  +5.5  V			0.2	%FS
	Neg Power Supply Sensitivity	V- = -5.5 to -4.5 V			0.2	%FS
Internal Re	ference					
V <sub>REF</sub>	Reference Voltage	l <sub>REF</sub> = 1 mA	СОММ	2.485	2.515	V
HEF			MIL	2.470	2.530	V
$\Delta V_{REF} / V_{REF}$	Load Regulation	I <sub>REF</sub> = 1 to 5 mA			0.2	%V <sub>REF</sub>
$\Delta V_{REF} N_{REF}$	Line Regulation	V+ = +4.5 to +5.5 V			0.2	%V <sub>REF</sub>
Digital Inpu	ıte	<u> </u>	1	·		
orginal inspi	Logic Level Input Voltage		-			
V <sub>IH</sub>	Logic 1			2.0		V
V <sub>IL</sub>	Logic 0	<u> </u>			0.8	l v
' L	Logic Level Input Current		L	l	J	<u>I</u>
I <sub>IH</sub>	Logic 1	V <sub>IN</sub> = 2.7 V			40	μА
I <sub>IL</sub>	Logic 0	V <sub>IN</sub> = 0.4 V			10	μА
114	Logic Level Output Voltages	1	<u> </u>			<u> </u>
V <sub>oH</sub>	Logic 1	I <sub>OH</sub> = -400 μA		2.4	T	Ιv
V <sub>oL</sub>	Logic 0	l <sub>oL</sub> = 8 mA		<u> </u>	0.5	V
I <sub>oz</sub>	Off-State Output Current	V <sub>o</sub> = 2.4 V	†	-20	+20	mA
-02		V <sub>o</sub> = 0.4 V		-20	+20	mA
Power Req	uirements		1	i	1	.1
l+	Positive Supply Current				60	mA
<del> </del>	Negative Supply Voltage	-	<b></b>		-85	mA
· .	Power Dissipation	<b></b>	+	· · · · · ·	800	mW


3-52 Am6148

# AC CHARACTERISTICS over operating range unless otherwise specified.

Parameter	Description	Test Conditions	Min.	Max.	Unit
t <sub>conv</sub>	Conversion Time			2	μs
t <sub>css</sub>	CS LOW to S LOW	Note 1	0		ns
t <sub>cscL</sub>	CS LOW to CLK LOW	Note 1	0		ns
t <sub>scl</sub>	S LOW to CLK LOW	Note 1	0		ns
t <sub>ccн</sub>	CC HIGH from CLK LOW	Note 1		55	ns
t <sub>scн</sub>	S HIGH from CLK HIGH	Note 1	0		ns
t <sub>ss</sub>	S HIGH Before CLK HIGH	Note 1	10		ns
t <sub>cscн</sub>	CS HIGH from CLK HIGH	Note 1	0		ns
t <sub>ccL</sub>	CC LOW from CLK HIGH	Note 1	15	40	ns
t <sub>csrl</sub>	CS LOW to R LOW	Note 1	0		กร
t <sub>ccov</sub>	CC LOW to Data Valid	Note 1	3	40	ns
t <sub>RDV</sub>	R LOW to Data Valid	Note 1	15	40	ns
t <sub>DFRH</sub>	Date Float from R HIGH	Note 1	20	75	ns
t <sub>RCSH</sub>	R HIGH to CS HIGH	Note 1	0		ns
t <sub>cL</sub>	CLK LOW	Note 1	50		ns
t <sub>ch</sub>	CLK HIGH	Note 1	50		ns

Note 1. Guaranteed by characterization. Not tested.

# **System Timing**



03067-003A

#### APPLICATIONS INFORMATION

The Am6148 contains all the active components required to perform a complete A/D conversion. The device is specified over the complete temperature range and includes the effects of the on-chip voltage reference.

Figures 2 and 3 show the Am6148 used in unipolar and bipolar configurations. Gain and offset errors may be trimmed for optimum performance using external components (discussed later). The maximum offset error, unipolar and bipolar, are specified as ±1 LSB and ±2 LSB, respectively, over the complete temperature range and in many applications would not require any trimming.

Both Figures 2 and 3 show the Am6148 configured as an I/O port. A conversion is started by performing a write operation to the port address. The IOW line strobes the S input to start the conversion. Operating with a 10-MHz clock, the Am6148 completes a conversion within 1 µs; therefore with many CPUs, a read operation could occur immediately after starting the conversion and receive valid data. The Am6148 requires a minimum of nine clock cycles to complete a conversion, which most microprocessors can meet fairly easily. However, if the Am6148 is used with a slower clock, a circuit similar to Figure 4 may be used to hold the processor in wait states during the read operation until the CC output goes LOW.

The data from the A/D converter can be read out using a normal I/O read operation to the port address. The output code may be offset binary or two's complement depending upon the logic state of CODESEL (logic 1 = offset binary, logic 0 = two's complement).

The Am6148 may also be interfaced with a DMA controller for burst-mode operation. Figure 5 shows the Am6148 interfaced with the Am9517A DMA Controller. The DMA mode of operation begins with a software request for block transfer by the Am9517A. The Am6148 begins a conversion each time it receives a request and holds the DMA controller in wait states until each conversion is complete. This cycle is repeated until a complete block of data has been transferred to memory.

#### Unipolar Configuration (Figure 2)

The Am6148 is intended to have a nominal 1/2 LSB offset so that the exact analog input for a given code will be in the middle of the code. If no trims are used, the Am6148 is guaranteed to have  $\pm 1$  LSB max zero-offset error and  $\pm 2$  LSB max gain error (0 to +10-V full scale). If the offset trim is not required, Roff, (pin 19) should be connected to analog ground. The two resistors (R1 and R2) and potentiometer (R3) are not needed. If the gain error (full scale) trim is not required, resistor R5 should be removed and the analog input connected to R1N directly. The 100  $\Omega$  full-scale adjust potentiometer (R4) is not needed and the VREF output is connected directly to GAIN R. When a 0 to +5-V input range is

required, the analog input is connected to  $R_{\text{IN}}$ . Rin should be connected to analog ground in this application.

#### **Unipolar Calibration**

The initial offset error can be trimmed by  $R_3$  by connecting  $R_0$  to  $R_1$  and  $R_2$ . The first A/D transition (0000 0000 to 0000 0001) should occur for an input level of  $\pm 1/2$  LSB (19.5 mV). The gain error (full scale) trim is done by applying a signal 1-1/2 LSBs below the nominal full scale (9.94 for a 10-V input range).  $R_4$  is trimmed to give the last transitions (1111 1110 to 1111 1111).

#### **Bipolar Configuration (Figure 3)**

If the offset and gain errors are acceptable, one or both of the trimmers plus the  $50-\Omega$  resistor  $R_3$  can be removed. The analog input is applied directly to  $R_N$  and  $V_{REF}$  is connected to GAIN R and  $R_{OFF}$  directly.

#### **Bipolar Calibration**

Bipolar calibration is similar to unipolar calibration. First, a signal +1/2 LSB above negative full scale (-4.9805 V) for the  $\pm 5$ -V input range is applied to Rs and potentiometer Rr is trimmed to give the first transition (0000 0000 to 0000 0001). Then a signal 1-1/2 LSB below positive full scale (+4.9941 V) is applied and potentiometer R2 trimmed to give the last transition (1111 1110 to 1111 1111)

Offset and gain calibration can be more accurately trimmed by summing a small triangular wave voltage to the analog input signal, and the digital outputs monitored to determine the center point of the code transition.

#### Driving the Am6148

The Am6148 is a successive approximation type analog-to-digital converter. During the conversion cycle, the A/D input current is modulated by the DC test current at the A/D clock frequency. Thus, it is important to recognize that the signal source driving the Am6148 must be capable of holding a constant output voltage under dynamically changing load currents. Many operational amplifiers have closed-loop output impedance equal to the open-loop output impedance (usually a few hundred ohms) divided by the loop gain at the frequency of interest. At high frequencies, where the loop gain is low, the amplifier output impedance rises to its open-loop value. The output of the amplifier may return to its nominal voltage before the converter makes a comparison, so that little or no error is introduced. However, many precision amplifiers have limited bandwidth, which recover very slowly from output transients. The use of wideband amplifiers is recommended plus a unity-gain buffer included inside the amplifier feedback loop.


#### Supplying Decoupling and Layout Considerations

The Am6148 is built using a very high-frequency bipolar process; therefore, it is very important that the power supplies be filtered, well regulated and free from high-

**3–54** Am6148

frequency noise. Switching power supplies are not recommended because of the switching spikes present. Decoupling of the supplies with 10-µF tantalum capacitors in parallel with 0.1-µF disc ceramic-type capacitors is recommended. If the supplies are still noisy then further filtering can be achieved by inserting low-value series resistors (metal film) between the supplies and the decoupling capacitors.

Circuit layout should attempt to keep analog circuitry of the Am6148 and associated components as far away from logic interconnections as possible. The analog ground (AGND) is the ground point for the internal reference, D/A converter and comparator and should be a high-quality ground. In most cases, the AGND and DGND can be connected together at the package, but in some situations, the DGND can be connected to the most convenient ground, and the AGND to the analog power return.



03067-004A





Figure 2. Am6148 Unipolar Configuration

\* See application information.

03067-005A


3-55

Figure 3. Am6148 Bipolar Configuration



03067-006A


Figure 4. Am6148 CC to Microprocessor RDY Interface





03067-007A


Figure 5. Am6148 DMA Configuration

# PHYSICAL DIMENSIONS CD 016












07319B

# CD 020








03941-004C


# PHYSICAL DIMENSIONS (continued) CD 024






03067-008A


**CL 020** 







# PD 020



03941-005C