ADV MICRO (TELECOM) 69 DE 0257527 0019229 9 Am7901A/B

Subscriber Line Audio-Processing Circuit WORLD-CHIP™

PRELIMINARY

DISTINCTIVE CHARACTERISTICS

- Combination CODEC and Filter
- No trimming or adjustments required
- Uses digital signal processing
- Six user-programmable digital filters
- Dynamic Time Slot assignment
- Only 2 external components (non-precision)
- Dual PCM ports

- 4.096 MHz, 64-channel expanded mode operation
- Built-in test modes
- Microprocessor-compatible Serial Interface
- Control interface to SLIC
- Low standby power
- Selectable linear, μ -law (Am7901A) or μ -law, A-law (Am7901B)

GENERAL DESCRIPTION


The Subscriber Line Audio-Processing Circuit (SLAC) performs the codec and filtering functions necessary in digital voice switching machines. In this application, the SLAC processes voiceband analog signals into Pulse-Code Modulated (PCM) outputs and processes PCM inputs into analog outputs. The SLAC's performance is compatible with applicable AT&T and CCITT specifications. The device consists of three main sections: transmit processor, receive processor, and control logic.

The transmit section contains an anti-aliasing filter, an interpolative A/D converter and a digital signal processor. The analog signals received are converted and digitally processed to generate either 16-bit linear or 8-bit μ -law codes (Am7901A), or 8-bit μ -law or A-law codes (Am7901B). Either one of two output ports may be selected for PCM data transmission.

The receive section contains a digital signal processor and a D/A converter. Either 16-bit linear or 8-bit μ -law codes (Am7901A), or 8-bit μ -law or A-law codes (Am7901B) are received, processed and converted to analog signals. Either one of two input ports may be selected for reception of PCM data.

The control I/O provides a microprocessor-compatible serial interface and allows the user bi-directional access to many programmable features and the capability to completely control the operation of the device via a comprehensive set of 32 commands.

BLOCK DIAGRAM




WORLD-CHIP is a trademark of Advanced Micro Devices, Inc.

Order # 01520D


Am7901A/B

Advanced Micro Devices

CONNECTION DIAGRAM **Top View**




LOGIC SYMBOL **DIPs**



ORDERING INFORMATION


AMD products are available in several packages and operating ranges. The order number is formed by a combination of the following: Device number, speed option (if applicable), package type, operating range and screening option (if desired).



Package Type
D= 28-Pin Ceramic DIP (CD 028)
P= 28-Pin Plastic DIP (PD 028)
J= 44-Pin Plastic Leaded Chip Carrier (PL 044*)

AMD Device Type Am7901A (Linear, μ-Law) Am7901B (A-Law, μ-Law) Subscriber Line Audio-Processing Circuit (SLAC) WORLD-CHIP

*Preliminary. Subject to change.



Valid Combinations

Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released valid combinations, and to obtain additional data on AMD's standard military grade products.

PIN DESCRIPTION

Vcc:

+5-V Power Supply

V_{BB}:

-5-V Power Supply

DGND:

Digital Ground

AGND:

Analog Ground

Analog Input

(VIN) The analog input is applied to the transmit path of the SLAC. The signal is sampled, digitally processed and en-

coded for the PCM output.

Analog Output

(Vout) The received-PCM data is digitally processed and converted to an analog signal at the Vour pin.

CAP 1, CAP 2

An external series resistor and capacitor are connected to these pins. These components are part of the integrator in the A/D converter. The recommended values of these non-precision components are 1 k Ω ±5% and 2000 pF ±20%.

Master Clock

(MCLK) The Master Clock must be a 2.048 MHz ± 100 ppm clock input. MCLK is used by the digital signal processors and is not dependent on the PCM input

and output clocks.

PCM Outputs

(DXA, DXB) The transmit-PCM data is serially fed out to either the DXA or the DXB port. The port selection is under user program control. For µ-law and Alaw, 8 bits are transmitted and for linear code, 16 bits are transmitted. The output is available every 125 μ s and the data is shifted out in 8/16-bit bursts at the CLKX rate. DXA and DXB are high impedance in between bursts and also in the standby mode.

Time Slot Control

(TSCA, TSCB) The Time Slot Control outputs are open drain outputs and are normally HIGH. TSCA is LOW when PCM data is present on the DXA output and TSCB is LOW when PCM data is present on the DXB output.

PCM Inputs

(DRA, DRB) The receive-PCM data is serially received from either the DRA or the DRB port. The port selection is under user program control. For μ -law and A- law, 8 bits are received and for linear code, 16 bits are received. The data is received in 8 or 16-bit bursts every 125 μs at the CLKR rate.

Frame Sync

(FSX, FSR) The Frame Sync pulse is an 8-kHz signal which identifies the beginning of a frame. The SLAC references individual time slots with respect to the Frame Sync pulse. FSX is the transmit-PCM Frame Sync and FSR is the receive-PCM Frame Sync. The FSX pulse must not be longer than 8 clock periods when companded code is used, and 16 clock periods when linear code is use.

PCM Clocks

(CLKX, CLKR) The PCM Clocks determine the rate at which PCM data is serially shifted in to or out of the PCM ports. The maximum clock frequency is 4,096 MHz and the minimum clock frequency is 128 kHz. CLKX determines the rate at which PCM data is transmitted. CLKR determines the rate at which PCM data is received.

Chip Select

(CS) The Chip Select input enables the device to either input or output control

Data Input

(DIN) Control data is serially written via the Data Input port. The input rate is determined by the Data Clock.

Data Output

(DOUT) Control data is serially read via the Data Output port. The output rate is determined by the Data Clock. DOUT is HIGH-impedance when control data output is completed and CS is HIGH.

Data Clock

(DCLK) The Data Clock shifts control data either in to or out of the SLAC. The maximum clock rate is 2.048 MHz.

Latched Outputs' (C1-C5) The serial interface may be used to write data to a register whose outputs are brought out to C1-C5. These 5 lines are TTL-compatible and may be used to control the operation of a SLIC or any other device associated with the subscriber line.

FUNCTIONAL DESCRIPTION

Device Operation

General

The Am7901A/B performs the codec and filtering functions associated with the 4-wire section of the subscriber line circuitry in a digital switch. When used with the Am7950/7953 Subscriber Line Interface Circuit (SLIC), the pair provide a complete solution to the BORSCHT functions (Figure 1).

The SLAC contains auto-zeroed A/D and D/A converters. A microprocessor-compatible interface is provided to program the device into a variety of modes. These operating modes include, but are not limited to, companded or linear-code operation, dynamic time-slot assignment, and PCM-port selec-

The SLAC samples the analog signal at the $V_{\mbox{\scriptsize IN}}$ pin and digitally processes it to produce either a linear or companded PCM code at the DXA or DXB output (Figure 2). Conversely, it receives either a linear or companded PCM code at the DRA or DRB input and digitally processes it to produce an analog output at the VOUT pin. The processing is accomplished at the frame rate (8 kHz), and the digital output/input is available for transmission/reception every 125 μs.

Transmit Signal Processor

In the transmit path (Figure 3), the analog signal is converted, filtered, compressed, and made available for output.

The prefilter is an integrated anti-aliasing filter which prevents signals near the sample rate from folding back into the voiceband during decimation. The A/D is designed to have a wide dynamic range and excellent signal-to-noise performance. It uses a modified sigma delta loop with a D/A converter to track the input signal at a 512-kHz sampling rate.


The Signal Processor contains an ALU, RAM, ROM and control logic to implement the filter sections. The B, X and GX blocks shown in Figure 3 are user-programmable filter sections and their coefficients are stored in the Coefficient RAM. These filters may be made transparent when not required in a system. The digital compressor may be bypassed when linear-code operation is desired.

The decimator reduces the high input sample rate. The X filter is a 4-tap Finite Impulse Response (FIR) section and is part of

the frequency response correction network. The GX filter allows the user to program up to 12-dB gain in 0.1-dB steps in the transmit path. The B filter has 8 taps and operates on samples input from the Receive Signal Processor in order to provide trans-hybrid balancing in the loop. The low-pass filter limits the output bandwidth to meet the transmission requirements. The high-pass filter rejects 15-Hz and 50/60-Hz frequencies, and may be disabled during idle periods to allow low-frequency leakage testing on the 2-wire line.


Transmit PCM interface

The Transmit PCM Interface receives either a 16-bit linear code (for linear operation) or an 8-bit compressed code (for μ -law and A-law operation) from the digital compressor. This code is loaded into the output register. The Transmit PCM Interface logic (Figure 4) controls the transmission of data onto the PCM highway through the output port-selection circuitry and the Time Slot Control block.



*Component values are user-programmable. Refer to SLIC product specification.

Figure 1. Single-Channel Subscriber Line System



₹.

The Frame Sync (FSX) pulse identifies the beginning of a Transmit frame and all channels (time slots) are referenced to it. The logic contains user-programmable Transmit Time Slot and Transmit Clock Slot registers. The Time Slot register is normally 5 bits wide and allows up to 32 8-bit channels or 16 16-bit channels (using CLKX = 2.048 MHz) in each frame. But in the expanded mode, 6 bits may be programmed to give 32 16-bit channels or 64 8-bit channels (using CLKX = 4.096 MHz) in each frame. The expanded mode bit becomes the sixth bit of the Time Slot register. If this bit is low, one of channels 0 to 31 is selected and if it is high, one of channels 32 to 64 is selected. This feature allows any combination of channel assignments and clock frequencies (over a range of 128 kHz to 4.096 MHz) in a system. For μ -law and A-law operation, 8 bits/channel are output and for linear code operation, 16 bits/channel are output. The data is transmitted Most Significant Bit (MSB) first. The Clock Slot register is 3 bits wide and may be programmed to offset the Time Slot assignment by 0 to 7 CLKX periods to eliminate any clock skew in the system (Figure 5).

In the Am7901A/B, the PCM data may be user-programmed to be output onto one of two ports, DXA or DXB. Correspondingly, either TSCA or TSCB is also low.

Receive PCM Interface

The Receive PCM Interface logic (Figure 7) controls the reception of data from the PCM highway and transfers it for expansion (μ -law or A-law) to the Receive Signal Processor. The operation of this interface is identical to the Transmit

The Frame Sync (FSR) pulse identifies the beginning of a Receive frame and all channels (time slots) are referenced to it. The logic contains user-programmable Receive Time Slot and Receive Clock Slot registers. The Time Slot register is normally 5 bits wide and allows up to 32 8-bit channels (using

CLKR = 2.048 MHz) in each frame. But in the expanded mode, 6 bits may be programmed to give 32 16-bit channels or 64 8-bit channels (using CLKR = 4.096 MHz) in each frame. The expanded mode bit becomes the sixth bit of the Time Slot register. If this bit is low, one of channels 0 to 31 is selected and if it is high, one of channels 32 to 64 is selected. This feature allows any combination of clock frequencies (over a range of 128 kHz to 4.096 MHz) and channel assignments in a system. For μ-law and A-law operation, 8 bits/channel are input and for linear code, 16 bits/channel are input. The MSB of the code must be received first. The Clock Slot register is 3 bits wide and may be programmed to offset the Time Slot assignment by 0 to 7 CLKR periods to eliminate any clock skews in the system (Figure 8).

In the Am7901A/B, the PCM data may be user-programmed to be input from one of two ports, DRA or DRB.

Receive Signal Processor

in the receive path (Figure 6), the digital signal is expanded, filtered, converted to analog, and output onto the V_{OUT} pin.

The Signal Processor contains an ALU, RAM, ROM and control logic to implement the filter sections. The Z, R and GR are user-programmable (through the Serial I/O Interface) filter sections and their coefficients are stored in the coefficient RAM. These filters may be made transparent when not required in a system.

The low-pass filter band-limits the signal. The GR filter allows the user to program a loss of up to 12 dB in 0.1-dB steps. The R filter is a 4-tap FIR section and is part of the frequency response correction network. The Z filter provides feedback from the Transmit Signal Processor to the Receive Signal Processor and is used to modify the effective input impedance to the system. The interpolator provides the higher sample rate to the D/A converter.




Figure 5. Transmit PCM Timing Diagram

*

Serial I/O Interface

A microprocessor may be used to program the SLAC and control its operation using the Serial I/O Interface (Figure 9). Additionally, data programmed previously may be read out for verification. The control word format is shown in Table 1. Commands are provided to:

- Set power-up/power-down modes
- · Set up test functions
- · Set up operating functions
- Program filter coefficients
- Assign time slots and port selection
- Write to the SLIC latch
- Enable/Disable each user-programmable filter

The interface consists of 4 pins, \overline{CS} , DCLK, DIN and DOUT. The device is accessed by \overline{CS} and data is serially loaded-in on DIN, or read-out on DOUT under control of DCLK. Either commands or data words may be written to the SLAC, but only data words can be read out. All words are 8 bits wide and are written or read MSB first (Figure 10).

For both reception or transmission of words, exactly 8 Data Clock cycles must be received after \overline{CS} goes LOW. \overline{CS} must stay HIGH (off period) for a minimum time period before it can go LOW again (see Note 4 under Switching Characteristics). During this off-period, the logic decodes and executes the command. All reading of data must be preceded by an input command requesting the data. Once control data transmission

has begun, no new input commands will be accepted until control data transmission is completed.

A Serial I/O cycle is defined by transitions of $\overline{\text{CS}}$ and DCLK. Upon proper application of power supplies and MCLK, the device expects the first word to be a command. A number of commands require additional data words to be input or output. The SLAC will not accept new commands until all this data has been transferred. But in the read mode, a data word of all zeroes is equivalent to the power-down command and the device resets to the stand-by mode and is ready to receive a new command.

There are two possible operations of DCLK and \overline{CS} for the SLAC to function correctly. If the \overline{CS} is held in the HIGH state between accesses, the DCLK may free run with no change to the internal control data. Using this method, the same DCLK may be run to a number of SLACs and individual \overline{CS} lines will select the appropriate device to access. If the DCLK is held in the LOW state between accesses, the \overline{CS} line may make multiple transitions between accesses for a particular SLAC. This allows running one \overline{CS} line to all SLACs and selecting a particular device through enabling or disabling its DCLK.

It should be noted that the DCLK can stay in the LOW state indefinitely with no loss of internal control information. However, it should not be held in the HIGH state for more than 20 μs to ensure proper operation as indicated by the Switching Characteristics Table.




Figure 9. Serial I/O Interface

where:

The filter function is performed by a series of multiplications and accumulations. A multiply is accomplished by shifting the multiplicand and summing the result with the previous value at that summation node. For example, a one-bit multiply is a shift of M bits where M is related to the position of the binary one in the multiplier (hi) as expressed in the following equation:


$$h_i = B_1 2^{-M_1} + B_2 2^{-M_2} + ... B_N 2^{-M_N}$$
 (Eq. 2)

The subscript N is limited to 4 for the GR, GX, R, X and Z filters, and N is 3 for the B filter. The multiply is done from the Least Significant Bit (LSB) to the Most Significant Bit (MSB). Notes 11 and 12 explain the encoding of the shift codes.


The B, X, R, Z and Gain Parameters are written in or read out as 8-bit words. The format of the parameters is shown below:




A. B Coefficients




B. X Coefficients



C. R, Z Coefficients



D. Gain Coefficients



 $C_{xy} m_{xy} = C$ is the sign bit and m is the 3-bit code specifying the position of the 1s.

y is the coefficient number

x specifies the relative position of the one in coefficient Y (1 = most significant one, 2 = second

and the coefficients in Equation 1 shown above are described by:

$$\begin{array}{l} h_i = (C_{1i} \cdot 2^{-\widehat{m}_{1i}} (1 + C_{2i} \cdot 2^{-\widehat{m}_{2i}} (1 + C_{3i} \cdot 2^{-\widehat{m}_{3i}} \\ (1 + C_{4i} \cdot 2^{-m_{4i}})))) \end{array}$$

except for the Gx filter where

$$h_i = 1 + (C_{1i} \cdot 2^{-\hat{m}_{1i}} (1 + C_{2i} \cdot 2^{-\hat{m}_{2i}} (1 + C_{3i} \cdot 2^{-\hat{m}_{3i}} (1 + C_{4i} \cdot 2^{-\hat{m}_{4i}}))))$$

where $\hat{\mathbf{m}}_{ij} = 7 - \mathbf{m}_{ij}$

Two-Wire Impedance Matching

A feedback path is provided from the transmit to the receive section via the Z filter. This filter may be programmed to modify the effective termination impedance (Z_{SLIC}) of a SLIC or a transformer hybrid to a desired value. The desired impedance may be complex. This feature allows the user to terminate each SLIC in a Subscriber Line System with a fixed resistor and digitally modify their impedance using the Z filter.

The X and R filters are the Transmit and Receive attenuation distortion correction filters. These filter sections are programmed to compensate the attenuation distortion caused by the Z filter.

Trans-Hybrid Balance

In a traditional line card system, a balance network is used with the SLIC to achieve trans-hybrid balancing. If the balance network perfectly matches the subscriber's line, infinite transhybrid balancing is achieved. But in general, the matching in traditional systems is poor and trans-hybrid balancing is not very good. Some systems have up to 2 or 3 compromise networks per line that must be selected semi-automatically or manually to provide the balance.

In the SLAC, a feedback path is provided from the receive to the transmit section via the B filter. This filter may be programmed to cancel the received signal from the transmit signal path and achieve a significantly improved level of transhybrid balance.

Gain Adjustment

Signal levels in the transmit and receive paths may be modified by programming the GX and GR filters. The GX filter allows the user to add up to 12 dB of gain (in 0.1-dB steps) in the transmit path. The GR filter allows the user to add up to 12 dB of loss (in 0.1-dB steps) in the receive path.





4

Test Features

The SLAC simplifies system testing by providing both digital and analog loop-back paths. Under program control, either the DRA or DRB input is looped to the DXA or DXB output (digital loop-back) through a path from the output of the interpolator in the receive path to the input of the decimator in the transmit path, or the $V_{\mbox{\scriptsize IN}}$ input is looped to the $V_{\mbox{\scriptsize OUT}}$ output (analog loop-back) through the Z filter. To allow testing of the subscriber loop cabling for leakage, the transmit high pass filter may be disabled and auto zero operation interrupted. The receive analog output may be programmed to cut off. This receive cut-off command may be used to stop oscillations in the four-wire side of the telephone network.

Stand-by Mode

The SLAC is forced into the stand-by mode either by power-on clear or by reception of the power-down code. In this mode, power is switched off from all circuitry that can be turned off. No transmission or reception of PCM data takes place. However, the circuits which contain programmed information retain their data. The Serial I/O Interface remains active to receive new commands.

Power-On Clear

Proper operation of power-on clear requires sequenced application of V_{CC} , MCLK then V_{BB} .

0257527 0019239 1 Stand-Alone Mode

In the stand-alone mode, the serial interface is not used. The DCLK and DiN pins may be used to control the device. Applying -5~V to the DCLK pin resets the device and the DIN pin can subsequently be used to power-up or power-down the

DCLK	DIN	
0	X	Normal mode
1	Х	Normal mode
-5 V	0	Reset and Power-Down
-5 V	1	Reset and Power-Up

Reset State

The Reset State of the device is:

- a) Both Transmit and Receive Time and Clock Slots are set to zero.
- b) μ -law is selected for Am7901A. A-law is selected for Am7901B
- c) B, X, R, Z filters are disabled
- d) Both Transmit (GX) and Receive (RX) gains are set to unity
- e) SLIC outputs are set high
- f) Normal conditions are selected (see Note 9 - Command Word Format)
- g) DXA/DRA ports are selected

*u***-LAW: POSITIVE INPUT VALUES**

	H-LAW: POSITIVE INFOT VALUE									
1	2	3	4	5	6	7	8			
Segment Number	Number of Intervals X Interval Size	Value at Segment End Points	Decision Value Number <i>n</i>	Decision Value x _n (1)	Character Signal (5) Bit Number 1 2 3 4 5 6 7 8	Value at Decoder Output y _n (3)	Decoder Output Value Number			
	<u> </u>	8159	(128)	(8159)		0001	127			
8	16 x 256	8159	127	7903 1 4319	(2)	8031 	112			
		4063	112	4063	10001111	4131				
7	16 x 128	2015	97 96	2143 2015	1001111	2079	96			
6	16 x 64	991	96 1 81 80	1055 991	10101111	1023	80			
5	16 x 32		80 65 64	511 479	1011111	495				
4	16 x 16	479	i 49	239	11001111	231	64 1 48			
3	16 x 8	223	48 1 33	223 103	1 1 0 1 1 1 1 1	99	32			
2	16×4	95	32 17	95 1 35	(2)	33	32 16			
1	15 x 2	31	16	31 !! 3	(2)	2	1			
	1x1	-	1 0	0	1111111	_ 0	0			

Notes: 1. 8159 normalized value units correspond to T_{MAX} = 3.17 dBm0.

2. The character signal corresponding to positive input values between two successive decision values numbered n and n + 1 (see column 4) is (255 - n) expressed as a binary number.

3. The value at the decoder is y₀ = x₀ = 0 for n = 0, and y_n = \frac{x_n + x_{n+1}}{2} for n = 1, 2, ..., 127.

4. x₁₂₈ is a virtual decision value.

5. Bit 1 is a 0 for negative input values.

Number	8	7	6	5	4	3	2	
Number X interval Size End Points Number n xn (1) Bit Number 1 2 3 4 5 6 7 8 Output yn (3) 7 16x128 4096 (128) (4096) 1 1 1 1 1 1 1 1 1 4032 8 127 3968 (2) 2112 9 113 2176 1 1 1 1 0 0 0 0 2112 16x84 97 1086 1 1 1 1 0 0 0 0 1056 97 1086 1024 (2) 1056 16x32 81 544 1 1 0 0 0 0 0 528 4 16x16 65 272 1 1 0 0 0 0 0 264 3 16x8 49 136 1 0 1 1 0 0 0 132 2 16x4 48 128 1 0 1 1 0 0 0 0 66 2 16x4 64 32 68 1 0 1 0 0 0 0 66	Decoder Output Value	at Decoder	Before Inversion	Decision	Decision	Value At Segment	Number Of Intervals	
7 16 x 128 127	Number	Output y _n (3)		x _n (1)				
7 16 x 128 127	128	4032	1111111	(4096)	(128)	4096		
7 16x 128				3968	127			
6 16 x 64 112 2048 111 1 0 0 0 0 2112 97 1086 1 1 1 1 0 0 0 0 1056 1024 96 1024 (2) 1056 5 16 x 32 81 544 1 1 0 1 0 0 0 0 528 4 16 x 16 65 272 1 1 0 0 0 0 0 264 3 16 x 8 48 128 (2) 48 128 (2) 132 2 16 x 4 33 68 1 0 1 0 0 0 0 0 66 64 32 64 1 0 1 0 0 0 0 0 66	113		l	! 2176	113		16 x 128	7
6 16 x 64 97 1086 1024 (2) 1 1 1 0 0 0 0 0 1056 1024 (2) 1 1 1 0 0 0 0 0 0 1056 1024 (2) 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	113	2112	11110000			2048		
5 16 x 32 1024 96 1024 (2) 11 1 0 0 0 0 0 1056 4 16 x 16 80 512 11 1 0 1 0 0 0 0 528 4 16 x 16 65 272 1 1 0 0 0 0 0 0 264 3 16 x 8 48 128 (2) 132 2 16 x 4 33 68 1 0 1 0 0 0 0 0 66 64 32 64 1 0 1 0 0 0 0 0 66			(2)				40 64	_
5 16 x 32 81 544 1 1 0 1 0 0 0 0 528 4 16 x 16 65 272 1 1 0 0 0 0 0 0 264 3 16 x 8 256 64 256 (2) 264 48 128 128 128 (2) 132 2 16 x 4 33 68 1 0 1 0 0 0 0 0 66 64 32 64 1 0 1 0 0 0 0 0 66	97 !	1056	11100000				16 × 04	6
5 16 x 32 81 544 1 1 0 1 0 0 0 0 528 4 16 x 16 65 272 1 1 0 0 0 0 0 0 264 3 16 x 8 256 64 256 (2) 1 1 0 1 0 0 0 0 132 2 16 x 4 128 128 128 1 0 1 1 0 0 0 0 66 2 16 x 4 32 64 1 0 1 0 0 0 0 0 66			(2)	1024	96	1024		
4 16 x 16 512 65 272 1 1 0 0 0 0 0 0 264 3 16 x 8 48 128 (2) 10 1 1 0 0 0 0 132 2 16 x 4 33 68 1 0 1 0 0 0 0 0 66 64 32 64 1 0 1 0 0 0 0 0 66	: 81	528	1101000	544		-	16 x 32	. 5
4 16 x 16 256 64 49 136 128 48 128 128 2 16 x 4 64 32 64 32 64 64		1 1		512	80	512		
256 64 256 (2) (2) (2) (3) (49 136 10110000 132 (2) (2) (2) (3) (48 128 (2) (2) (3) (48 128 (2) (2) (3) (48 128 (2) (2) (3) (48 128 (2) (2) (3) (48 128 (2) (2) (3) (48 128 (2) (2) (3) (48 128 (2) (2) (3) (48 128 (2) (2) (3) (48 128 (2) (2) (3) (48 128 (2) (2) (3) (48 128 (2) (2) (3) (48 128 (2) (2) (3) (48 128 (2) (3		1 1		272	65		16 x 16	4
3 16 x 8 49 136 10 1 1 0 0 0 0 0 132 2 16 x 4 64 32 64 10 1 0 0 0 0 0 66	65 1	264	11000000	i		256		-
2 16 x 4 128 128 128 128 129 129 129 129 129 160 166 166 167 167 167 167 167 167 167 167			(2)	-			100	
2 16 x 4 33 68 1 0 1 0 0 0 0 0 66 64 64	49	132	10110000		i		16 X 8	3
64 32 64 1010000 66			(2)	128	48	128		
64 32 64	33	- 66	1010000	68	33		16 x 4	2
		1 1		64	32	64		
		-	(2)				202	
1 32×2		-	1000000	2	i		32 X 2	1

Notes: 1. 4096 normalized value units correspond to T_{max} = 3.14 dBm0.

2. The character signals are obtained by inverting the even bits of the signals of column 6. Before this inversion, the character signal corresponding to positive input values between two successive decision values numbered n and n+1 (see column 4) is (128 + n) expressed as a binary number.

3. The value at the decoder output is y_n = $\frac{x_{n-1} + x_n}{2}$ for n = 1,...,127, 128.

4. x₁₂₈ is a virtual decision value.

5. Bit 1 is a 0 for negative input values.

0

ADV MICRO {TELECOM} L9 DE 0257527 0019241 0

TABLE I: CONTROL WORD FORMAT

The Control Interface consists of Data Input, Data Output, Data Clock and \overline{CS} Input. Data is read in (read out) on the Serial Data Input (output). The Serial Input consists of 8-bit (byte) command words which may be followed with additional bytes of input data or may be followed by the SLAC outputting bytes of data. All words are input with MSB (D₇) first and LSB (D₀) last. All outputs are output with the MSB (D₇) first and the LSB (D₀) last. Words are written or read one at a time, with \overline{CS} going high for at least the minimum off-period (see Note 4 under Switching Characteristics) before the next read or write operation. The first 3 bits of the command word indicate the type of command and the last 5 bits contain either data or further information about the command. The classes of command are:

D_7	D_6	D_5	
0	0	0	Power Down/No Operation
0	0	1	Transmit Time Slot Selection
0	1	0	Receive Time Slot Selection
ŏ	1	1	Clock Slot and Gain Selection
•	•		Read Slot, Gain and PCM Mode
1	0	0	Set Basic and Operating Functions
•			and PCM Modes
1	0	1	Read/Write Coefficients, Set Test Modes
•	-		Select µ-law/A-law/linear
1	1	0	Data for SLIC Interface
1	1	1	Power Up/No Operation
-	-		- · · · · · · · · · · · · · · · · · · ·

MSB	D7 D6 D5	D4 D3 D2 D1 D0 LSB		
	0 0 0	0 0 0 0 0	Power Down ¹ Reserved ²	
	0 0 0	x x x x x	Reserved ⁻ Transmit Time Slot Selection ³	Choose 1 of 32 Time Slots
	0 0 1	Y Y Y Y	Receive Time Slot Selection ³	Choose 1 of 32 Time Slots
	0 1 0	YYYY	Transmit Clock Slot Selection ³	Choose 1 of 8 Clock Slots
	0 1 1	0 0 Y Y Y	Receive Clock Slot Selection ³	Choose 1 of 8 Clock Slots
	0 1 1	0 1 Y Y Y	Transmit Gain Selection	Followed by 2 Bytes of Data ⁴
	0 1 1	1 0 0 1 0	Receive Gain Selection	Followed by 2 Bytes of Data ⁴
	0 1 1	1 1 0 1 0	Read Transmit Time and Clock Slot ⁵	Followed by 1 Byte of Data ⁴
	0 1 1	1.0 1 0 1	Read Transmit Gain	Followed by 2 Bytes of Data ⁴
	0 1 1	1 0 0 0 1	Read Receive Time and Clock Slots ⁵	Followed by 1 Byte of Data ⁴
	0 1 1	1 1 1 0 1	Read Receive Gain	Followed by 2 Bytes of Data ⁴
	0 1 1	1 1 0 0 1	Read PCM Mode	Followed by 1 Byte of Data ^{4, 6}
	0 1 1	1 0 1 1 1	Operating & Basic Function ⁷	
	1 0 0	OABCD.	PCM-Mode Selection ⁸	
	1 0 0	1 E F G H	Write B Coefficients	Followed by 12 Bytes of Data ^{4, 12}
	1 0 1	0 0 0 0 0	Write X Coefficients	Followed by 8 Bytes of Data4,11
	1 0 1	0 0 1 0 0	Write R Coefficients	Followed by 8 Bytes of Data4,11
	1 0 1	0 1 0 0 0	Write Z Coefficients	Followed by 8 Bytes of Data4, 11
	1 0 1	0 1 1 0 0	Read B Coefficients	Followed by 12 Bytes of Data4, 12
	1 0 1	0 0 0 1 1	Read X Coefficients	Followed by 8 Bytes of Data4, 11
	101	0 0 1 1 1	Read R Coefficients	Followed by 8 Bytes of Data4, 11
	1 0 1	0 1 0 1 1	Read Z Coefficients	Followed by 8 Bytes of Data ^{4, 11}
	1 0 1	0 1 1 1 1	Reset to normal conditions ⁹	
	1 0 1	1 0 0 0 0	Add -6 dB to receive gain	
	1 0 1	1 0 0 0 1	Cutoff receive path	
	1 0 1	100	Test mode-analog loop-back	
	1 0 1	. •	Test mode-digital loop-back ¹³	
	1 0 1		Disable High-Pass Filter (set to 1)	
	1 0 1	1 0 0 1 1	and freeze auto zero circuit	, (A.,,7004E)
	1 0 1	1 1 0 0 0	Choose Linear code (Am7901A)/Choos	e A-law code (Am7901B)
	1 0 1	1 1 0 0 1	Choose μ-law	
	1 1 0	JKLM	Outputs to SLIC10	
	1 1.1	x x x x x	Reserved ²	
	1 1 1	1 1 1 1 1	/ Power Up ¹	

NOTES:

1. During power-down the control information is not changed. The Serial I/O remains active, the SLIC control outputs remain valid, the PCM outputs are high impedance, the PCM inputs are disabled and the analog output is set to zero with a moderate series impedance to analog ground. Upon power-up, all data RAMs except the coefficient RAMs are powered up in a cleared state (set to all zeroes).

No PCM data is transmitted until after the second FSX pulse is received following the execution of the power-up command.

 These reserved codes are all codes beginning with 000 and 111 except for 00000000 (power-down) and 11111111 (power-up). These codes may be used by future members of this product family.

- 3. The Ys are binary codes which program the time slots for transmission and reception of PCM data. Five bits are available for time-slot selection which allow one of 32 time slots to be programmed. The three bits of the clock-slot selection allow 0 to 7 clock offsets within the time slot to be programmed.
- 4. All commands that are followed by additional input data to the device (transmit-gain selection, receive-gain selection, write B, Z, X or R coefficients) must have the input data as the next N words (N = 1, 2, 8, 12) written to the device (framed by the next N transitions of CS). All commands that are followed by output data (read transmit time and clock slot, read transmit gain, read receive time and clock slot, read receive gain, read PCM mode, read B, Z, X or R coefficients) will cause the device to output data for the next N (N = 1, 2, 8, 12) transitions of \overline{CS} going low and will not accept any input commands until all the data has been output. When in an input mode, data word of 00000000 will automatically power-down the device.
- 5. Time and clock slots are read out time slot first, followed by clock slot.
- 6. The PCM Modes are read out as the least significant 4 bits of data. The most significant 4 bits are set to 1. The least significant 4 bits contain the following data:

BIT 3: Data Receive select bit

BIT 2: Data Transmit select bit

BIT 1: Receive Expanded Mode bit

BIT 0: Transmit Expanded Mode bit

The Data Receive/Transmit select bits define which port is used to receive/transmit data. A 0 means port A has been selected. A 1 means port B has been selected.

The Receive/Transmit Expanded Mode bits allow up to 64 channels in a Receive/Transmit frame.

7. The operating function command has four 1-bit fields: A: A = 1 enables B filter, A = 0 disables B

(sets B = 0) B: B = 1 enables X filters, B = 0 disables X (sets X = 1)

C: C = 1 enables R filter, C = 0 disables R (sets R = 1)

D: D = 1 enables Z filter, D = 0 disables Z (sets Z = 0)

8. The transmit PCM data may be output onto either the DXA or the DXB port. Either TSCA or TSCB is correspondingly output. The receive PCM data may be input onto either the DRA or the DRB port. The Transmit/Receive Expanded Mode bits allow up to 64 channels in Transmit/Receive

E: E = 1 chooses DRB, E = 0 chooses DRA

F: F = 1 chooses DXB (TSCB), F = 0 chooses DXA (TSCA)

G: G = 1 sets Receive Expanded Mode bit

G = 0 clears Receive Expanded Mode bit H: H = 1 sets Transmit Expanded Mode bit

H = 0 clears Transmit Expanded Mode bit

- 9. Normal conditions are receive gain set to value stored in the receive gain control words, the receive path and highpass filter are enabled and the auto-zero-circuit operates, Z filter coefficients are the value set by the basic and operating function bit D and the device is not in a test mode (no loop-back). The test modes are mutually exclusive. Entering a command to set one test mode clears the other test mode (if set). "Reset to normal conditions" does reset a test mode.
- 10. The outputs to the SLIC are defined below:

L = C2I = C5

J = C4M = C1

with coefficient 0.

K = C3

- 11. X, R, and Z coefficients are allowed to have only 1 to 4 ones. Each coefficient is encoded in a 4-bit code where the lower three bits represent the number of shifts to the next higher one in the coefficient and the first bit (MSB) defines the coefficient sign. Each one can be either positive or negative (0 = positive, 1 = negative). The maximum number of shifts allowed is six. The lower three bits are encoded for 0(111), 1(110), 2(101), 3(100), 4(011), 5(010) or 6(001) shifts. A code of 1000 implies 0 shifts and no addition and a code of 0000 is not allowed (See note 4). The four coefficients use sixteen 4-bit codes which are input as eight 8-bit words starting with coefficients 0 and ending with coefficient 3 for the X coefficients. The R and Z filter coefficient data starts with coefficient 3 and ends
- 12. B coefficients are allowed to have only 1 to 3 ones. Each coefficient is encoded in a 4-bit code where the lower three bits represent the number of shifts to the next higher one in the coefficient and the first bit (MSB) defines the coefficient sign. Each one can be either positive or negative (0 = positive, 1 = negative). The maximum number of shifts allowed is six. The lower three bits are encoded for 0(111), 1(110), 2(101), 3(100), 4(011), 5(010) or 6(001) shifts. A code of 1000 implies 0 shifts and no addition and a code of 0000 is not allowed (See note 4). The eight coefficients use twenty-four 4-bit codes which are input as twelve 8-bit words starting with coefficient 0 and ending with coefficient 7.
- 13. Digital loop-back provides 6 dB of gain.

ABSOLUTE MAXIMUM RATINGS

Storage Temperature	60 to 125°C
Ambient Temperature, under Bias	0 to 70°C
VCC with Respect to DGND	0.4 to +6.0 V
V _{BB} with Respect to DGND	+0.4 to -6.0 V
VIN with Respect to AGND	V _{BB} to V _{CC}

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device

OPERATING RANGES

Part Number	Ambient Temperature	Vcc	VBB	DGND	AGND
Am7901A/BDC	0°C ≤ T _A ≤ 70°C	+ 5.0 V± 5%	-5.0 V±5%	٥٧	0 V± 100 mV

Operating ranges define those limits over which the functionality of the device is guaranteed.

DC SPECIFICATIONS ELECTRICAL CHARACTERISTICS over operating range (Note 1) unless otherwise specified

Parameters	Description	Test Conditions	Min.	Тур.	Max.	Units
	Analog Input Impedance	-3.2 V < V _{IN} < 3.2 V	20			kΩ
ZIN	Analog Output Impedance	-3.2 V < V _{OUT} < 3.2 V			20	Ω
Z _{OUT}	Offset Voltage Allowed on VIN				±5	m۷
Vios	Analog Output Offset Voltage		. L		±200	m۷
Voos					±3.2 V	٧
VIR	Analog Input Voltage Range	R _L ≥ 10 kΩ, C _L ≤ 50 pF \.	7 1		±3.2 V	٧
VOR	Analog Output Voltage Range	V.	350			μΑ
OUT	Analog Output Current				 	
V _{IL}	Input Low Voltage (All Digital Inputs Except DCLK in Stand Alone Mode)	1 2 3 5 T	-0.5		8,0	v
			2.0		Vcc	V
V _{IH}	Input High Voltage (All Digital Inputs)	IOL = 2 mA			0.45	V
V _{OL}	Output Low Voltage (All Digital Outputs)		2.4			V
V _{OH}	Output High Voltage (All Outputs Except TSC)	1 _{OH} = 400 μA			±10	μА
IOL	Output Leakage Current	V.			±1	μΑ
l _{IL}	Input Leakage Current				±0.2	μA
IIL (VIN)	Input Leakage Current on VIN Pin		<u> </u>		15	m/
I _{CC} (S)	V _{CC} Supply Current (Standby)	j	<u> </u>		10	m/
I _{BB} (S)	V _{BB} Supply Current (Standby)	V _{CC} = 5.25 V				m/
Icc (A)	V _{CC} Supply Current (Active)	V _{BB} = -4.75 V		L	60	———
I _{BB} (A)	V _{BB} Supply Current (Active)]			20	m/
PSRR (VCC)	V _{CC} Power Supply Rejection Ratio	200 mV p-p @ 1.02 kHz	35			dE
PSRR (V _{BB})	V _{BB} Power Supply Rejection Ratio	on the appropriate supply	30			dE
	Input Capacitance (Digital)		l	5		pf
C _O	Output Capacitance (Digital)	T	1	8	1	pl

Notes: 1. Typical values are for TA = 25°C and nominal supply voltages, ranges shown in the above table entitled "Operating Ranges."



TRANSMISSION CHARACTERISTICS

(All measurements are made end-to-end with GX = GR = 0 dB and A-law or μ -law companded PCM unless otherwise

A 0-dBm0 signal at VIN is equivalent to 1.57 VRMS. A 3-dBm0 signal at VIN is equivalent to 2.22 VRMS which corresponds to the overload point of 3.14 volts.

A 0-dBm0 signal at V_{OUT} is equivalent to 1.6 V_{RMS}. A 3-dBm0 signal at V_{OUT} is equivalent to 2.260 V_{RMS} which corresponds to the overload point of 3.196 volts.

Test Conditions	Min	Тур	Max	Units
800 Hz at 0 dBm0, or 1000 Hz at 0 dBm0		See Fig 12		dB
800 Hz at 0 dBm0, or	-0.2 -0.2		+ 0.2 + 0.2	dB dB
		See Fig 13		μs
		150		μs
(Note 2)		+50,00	-40	dB
		1	-35	dB dBm0
b) (Note 4)			-49	GBIIIG
300-3400 Hz 0 dBm0 300-3400 Hz 0 dBm0	130	,	-70 -70	dB dB
1 1 1 1	1.1	See Fig 14		d₿
				dB
		000		
μ-Law Companded PCM				
	Ī	J		dBrnc0
T. Viene			15	dBrnc0
3.4			-50	dBm0
A Law Companded PCM				
	т	T	-71	dBm0p
(Note 5)	 	 	-75	dBm0p
	+		-50	dBm0
	800 Hz at 0 dBm0, or 1000 Hz at 0 dBm0 800 Hz at 0 dBm0, or 1000 Hz at 0 dBm0 0-dBm0 signal (Note 2) a) (Note 3) b) (Note 4)	800 Hz at 0 dBm0, or 1000 Hz at 0 dBm0 -0.2 0-dBm0 signal (Note 2) a) (Note 3) b) (Note 4) 300-3400 Hz 0 dBm0 300-3400 Hz 0 dBm0 you d	800 Hz at 0 dBm0, or 1000 Hz at 0 dBm0 at 0 dB	### Test Conditions #### 1,79

Idle Channel Noise (single frequency)

Notes: 1. The device gains are adjusted during manufacture to guarantee a ±0.4 -dB maximum deviation over lifetime of device.

2. Applied signal is a 0-dBm0 sine wave within 300 to 3400 Hz. The signal measured is any frequency in the range 300 to 3400 Hz.

3. Two different frequencies f₁ and f₂ in the range 300-3400 Hz and of equal levels in the range -4 to -21 dBm0 are applied. 2f₁-f₂ products are measured relative to the level of either f₁ or f₂.

4. Any intermodulation product due to a signal in the range 300-3400 Hz with input level -9 dBm0 and a 50-Hz signal with input level -23 dBm0.

5. Noise is measured at the analog output, with the analog input zero and the digital PCM output connected to the digital PCM input.





Figure 12a. Attenuation Distortion (Single Ended)

Figure 12b. Out of Band Signals (End-to-End)

Notes: 1. The frequency is 800/1000 Hz.

2. Input signal level is 0 dBm0.

Notes: 1. The frequency is 800/1000 Hz. Input signal level is 0 dBm0.



17

SWITCHING CHARACTERISTICS over operating range unless otherwise specified $T_A = 0$ to 70°C, $V_{CC} = +5$ V ±5%, $V_{BB} = -5$ V ±5% (See Notes 1, 7, 8)

No.	Parameters	Description	Min.	Тур.	Max.	Units
1101	face Input M					
	t _{DCH}	Data Clock High Pulse Width (Note 2)	0.220		20	μs
		Data Clock Low Pulse Width (Note 2)	0.220	_,		μs
3	†DCL	Rise Time of Clock	5		50	ns
4	t _{DCR}	Fall Time of Clock	5		50	ns
5	ticss	Chip Select Setup Time	150			ns
6	ticsh	Chip Select Hold Time	50			ns
7		Chip Select Pulse Width (Notes 3 & 9)		8 tDCY		ns
8	ticsu	Chip Select Off Time (Note 4)				ns
-	tios	Input Data Setup Time	50			ns
10	tidh	Input Data Hold Time	30			ns
11	tolh	Output Latch Propagation Delay	0.75		1.9	μѕ
					•	
	rface Output	Chip Select Setup Time	150			ns
12	tocss	Chip Select Hold Time	50			ns
13	tocsH	Chip Select Pulse Width (Notes 3 & 9)		8 tpcy		ns
14	tocsL	Chip Select Off Time (Note 4)				
15	tocso	Output Data Turn on Delay		. (2)	100	ns
16	todd	Output Data Hold Time	30			ns
17	todh	Output Turn off Delay		E V	100	ns
18	CODOF	Output Pata Valid	30	F . 15 "	150	ns
19	todc	Output Data Valid	12	. · V 3		
PCM Inte	rface	PCM Clack Period (Note 5)	< 0.244		7.8	μs
20	tPCY					ns
21	t _{PCH}	PCM Clock Pulse Width (Note 5)	110			ns
22	tPCL	PCM Clock Low Pulse Width (Note 5)	5		15	ns
23	tPCF	Fall Time of Clock	5		15	ns
24	tPCR	Rise Time of Clock	50	 	(t _{PCY} - 30)	ns -
25	tess	Frame Sync Selup Time	30		(8 tpcy - 50)	ns
		Frame Sync Hold Time (Companded Mode)	30		(16 tpcy - 50)	ns
26	trsh	Frame Sync Hold Time (Linear Mode)	(N t _{PCY} + 30)	 	(N t _{PCY} + 150)	ns
27	t _{TSD}	Palay to TSC Valid (Note 6)	30	 	 	ns
28	t _{TSO}	Delay to TSC Off	80	 	150	ns
29	t _{DXD}	PCM Data Output Delay	30	-	100	ns
30	tDXH	PCM Data Output Hold Time	40	 	75	ns
31	t _{DXZ}	PCM Data Output Delay to High Z	50	 	 	ns
32	tors	PCM Data Input Setup Time	30			ns
33	forh	PCM Data Input Hold Time	1 30		<u> </u>	
Master C	Clock		1 100.00	400.00	488.33	ns
34	tMCY	Master Clock Period	488.23	488.28	400.00	ns
35	tMCH	Master Clock High Pulse Width	220	 	 	ns
36	tMCL	Master Clock Low Pulse Width	238		15	ns
37	t _{MCR}	Rise Time of Clock	5	 	15	ns
38	tMCF	Fall Time of Clock	5		ts are valid with	

Notes: 1. Min. and Max. values are valid on all digital outputs except C1-C5 with a 150-pF load. C1-C5 outputs are valid with a 30-pF load. 2. The Data Clock may be stopped in the Low state indefinitely without loss of information. Data will not be clocked in or out while the clock is in the low state.

3. Chip Select Pulse Width is nominally 8 Data Clock Cycles with a minimum value of 7 Data Clock Cycles + t_{ICSH} + t_{ICSS} and a maximum value of 9 Data Clock Cycles - t_{ICSH} - t_{ICSS}
4. Chip Select Off Time is defined by the type of command being executed. Commands attempting access to the coefficient RAMs, i.e., Read or Write B, Z, X, R or gain coefficients must have a minimum Chip Select Off Time of:

7 t_{MCY} - if device is in power-down mode.

32 t_{MCY} - if device is in power-down modes.

For all other commands, Chip Select Off Time is defined as a minimum of:

7 t_{MCY} - for both power-up or power-down modes.

5. The maximum allowed PCM clock frequency is 4.096 MHz. The actual PCM clock rate is dependent on the number of channels allocated within a frame. The minimum clock frequency is 128 kHz.

6. TSC is delayed from FS by a typical value of N t_{PCY}, where N is the value stored in the Time/Clock Slot register.

7. The Frame Sync pulses (FSX, FSR) repeat at an 8-kHz rate.

8. FSR, FSX, CLKR, CLKX and MCLK all must be synchronized and exactly 256 cycles of MCLK must be guaranteed between Frame Syncs. All five clocks must not be interrupted to assure proper operation.

9. t_{DCY} is 1 Data Clock Cycle.

