Am7943

Subscriber Line Interface Circuit




DISTINCTIVE CHARACTERISTICS

- Programmable constant-current feed
- Current gain = 200
- Programmable loop-detect threshold
- **■** Low power Standby state
- Performs polarity reversal
- **■** Ground-key detector
- Tip Open state for ground-start lines

- -19 V to -58 V battery operation
- Two-wire impedance set by single external impedance
- On-hook transmission
- On-chip ring relay driver and relay snubber circuit
- On-chip Thermal Management (TMG) feature
- Ideal for DLC and PABX applications

BLOCK DIAGRAM




Publication# 080136 Rev: D Amendment: /0 Issue Date: October 1999



ORDERING INFORMATION

Standard Products

Legerity standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of the elements below.



| Valid Combinations | | | | | |
|--------------------|----------|----|--|--|--|
| Am7943 | -1 -2 | JC | | | |

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local Legerity sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on Legerity's standard military—grade products.

Note:

2


Am7943 Data Sheet

^{*} Functionality of the device from 0° C to $+70^{\circ}$ C is guaranteed by production testing. Performance from -40° C to $+85^{\circ}$ C is guaranteed by characterization and periodic sampling of production units.

CONNECTION DIAGRAM

Top View

32-Pin PLCC



Notes:

- 1. Pin 1 is marked for orientation.
- 2. TP is a thermal conduction pin tied to substrate.
- 3. NC = No Connect



PIN DESCRIPTIONS

| Pin Names | Туре | Description |
|-----------|-----------|--|
| AGND/DGND | Gnd | Analog and Digital ground |
| A(TIP) | Output | Output of A(TIP) power amplifier |
| BGND | Gnd | Battery (power) ground |
| B(RING) | Output | Output of B(RING) power amplifier |
| C3-C1 | Input | Decoder. TTL compatible. C3 is MSB and C1 is LSB. |
| CAS | Capacitor | Anti-saturation pin for capacitor to filter reference voltage when operating in anti-saturation region. |
| DA | Input | Ring-trip negative. Negative input to ring-trip comparator. |
| DB | Input | Ring-trip positive. Positive input to ring-trip comparator. |
| DET | Output | Switchhook detector. When enabled, a logic Low indicates the selected detector is tripped. The detector is selected by the logic inputs (C3–C1, E1–E0). The output is open-collector with a built-in 15 k Ω pull-up resistor. |
| E0 | Input | DET Enable. A logic High enables DET. A logic Low disables DET. (DET = Logic High). (PLCC only) |
| E1 | Input | Ground-Key Enable. E1 = Low connects the ground-key or ring-trip detector to $\overline{\text{DET}}$. E1 = High connects the off-hook or ring-trip detector to $\overline{\text{DET}}$. (PLCC only) |
| HPA | Capacitor | High-Pass Filter Capacitor. A(TIP) side of high-pass filter capacitor. |
| НРВ | Capacitor | High-Pass Filter Capacitor. B(RING) side of high-pass filter capacitor. |
| RD | Resistor | Detector resistor. Threshold modification and filter point for the off-hook detector. |
| RDC | Resistor | DC feed resistor. Connection point for the DC feed current programming network. The other end of the network connects to the receiver summing node (RSN). The sign of V_{RDC} is negative for normal polarity and positive for reverse polarity. |
| RINGOUT | Output | Ring Relay Driver. Open-collector driver with emitter internally connected to BGND. |
| RSN | Input | Receive Summing Node. The metallic current (AC and DC) between A(TIP) and B(RING) is equal to 200 times the current into this pin. The networks that program receive gain, two-wire impedance, and feed current all connect to this node. |
| TMG | _ | Thermal management. A resistor connected from this pin to VBAT reduces the on-chip power dissipation in the normal polarity, Active state only. Refer to Table 2. |
| ТР | Thermal | Thermal pin. Connection for heat dissipation. Internally connected to substrate (VBAT). Leave as open circuit or connected to VBAT. In both cases, the TP pins can connect to an area of copper on the board to enhance heat dissipation. |
| VBAT | Battery | Battery supply |
| VCC | Power | +5 V power supply |
| VEE | Power | -5 V power supply |
| VTX | Output | Transmit Audio. This output is a unity gain version of the A(TIP) and B(RING) metallic voltage. VTX also sources the two-wire input impedance programming network. |



ABSOLUTE MAXIMUM RATINGS

| Storage temperature |
|---|
| V_{CC} with respect to AGND/DGND –0.4 V to +7.0 V |
| $V_{\mbox{\footnotesize EE}}$ with respect to AGND/DGND+0.4 V to -7.0 V |
| V _{BAT} with respect to AGND/DGND: |
| Continuous +0.4 V to -70 V |
| 10 ms +0.4 V to -75 V |
| BGND with respect to AGND/DGND +3 V to -3 V |
| A(TIP) or B(RING) to BGND: |
| Continuous |
| 10 ms (f = 0.1 Hz) |
| 1 ms (f = 0.1 Hz) |
| 10 μs (f = 0.1 Hz) |
| Current from A(TIP) or B(RING)±150 mA |
| Current from TMG 100 mA |
| Voltage on RINGOUT: |
| During transient BGND to +10 V |
| During steady state BGND to +7 V |
| Current through relay drivers 60 mA |
| DA and DB inputs |
| Voltage on ring-trip inputs V _{BAT} to 0 V |
| Current into ring-trip inputs ±10 mA |
| C3-C1, E0, E1 |
| to AGND/DGND -0.4 V to V _{CC} +0.4 V |
| Maximum power dissipation, $T_A = 85^{\circ}C$ |
| No heat sink (see note): |
| In 32-pin PLCC package1.4 W |
| Thermal data |
| In 32-pin PLCC package43°C/W typ |
| |

Note: Thermal limiting circuitry on chip will shut down the circuit at a junction temperature of about 165°C. The device should never be exposed to this temperature. Operation above 145°C junction temperature may degrade device reliability. See the SLIC Packaging Considerations for more information.

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability.

OPERATING RANGES

Commercial (C) Devices

| Ambient temperature | 0°C to +70°C* |
|-------------------------------------|---------------------------|
| V _{CC} 4 | .75 V to 5.25 V |
| V _{EE} | 75 V to -5.25 V |
| V _{BAT} 1 | 19 V to -56.5 V |
| AGND/DGND | 0 V |
| BGND with respect to AGND/DGND100 r | mV to +100 mV |
| Load resistance on VTX to ground | \dots 10 k Ω min |

Operating Ranges define those limits between which device functionality is guaranteed.

^{*} Functionality of the device from 0° C to $+70^{\circ}$ C is guaranteed by production testing. Performance from -40° C to $+85^{\circ}$ C is guaranteed by characterization and periodic sampling of production units.



ELECTRICAL CHARACTERISTICS

| Description | Test Conditions (See Note 1) | Min | Тур | Max | Unit | Note |
|---|--|-------------------------|------|----------------|-------|------------------|
| Analog (V_{TX}) output impedance | | | 3 | | Ω | |
| Analog (V _{TX}) output offset | -40°C to +85°C | -35 -40 | | +35 +40 | mV | 4 |
| Analog (RSN) input impedance | 300 Hz to 3.4 kHz | | 1 | 20 | | 4 |
| Longitudinal impedance at A or B | | | | 35 | Ω | |
| Overload level | 4-wire and 2-wire Active state | -2.5 | | +2.5 | Vpk | 2a |
| | On-hook, $R_{LAC} = 900 \Omega$, Active or OHT state | 0.95 | | | Vrms | 2b |
| Transmission Performance | • | • | | | • | |
| 2-wire return loss (See Test Circuit D) | 200 to 3400 Hz | 26 | | | dB | 4, 8 |
| Longitudinal Balance (2-Wire a | nd 4-Wire, See Test Circuit C); R_L = 740 Ω a | at V _{BAT} = 4 | 18 V | | • | |
| Longitudinal to metallic L-T, L-4 | 200 Hz to 1 kHz normal polarity normal polarity -40°C to +85°C reverse polarity -2 | 52 63 58 58 | | | | |
| | 1 kHz to 3.4 kHz | 52 58 54 54 | | | dB | _ _ 4 _ |
| Longitudinal signal generation 4-L | 300 Hz to 800 Hz normal polarity | 42 | | | | |
| Longitudinal current per pin | Active state and OHT state | 27 | 35 | | mArms | |
| Insertion Loss (2- to 4-Wire and BAT = -48 V, R_L = 900 Ω | I 4- to 2-Wire, See Test Circuits A and B) | | | | | |
| Gain accuracy | 0 dBm, 1 kHz 0°C to +70°C -40°C to +85°C | -0.15 -0.20 | | +0.15 +0.20 | | _ _ 4 |
| Gain accuracy, OHT state | -10 dBm, on-hook, R _{LAC} = 900 Ω | -0.5 | | +0.5 | | 4 |
| Variation with frequency | 300 to 3400 Hz relative to 1 kHz | -0.10 -0.15 | | +0.10 +0.15 | dB | _ _ 4 |
| Gain tracking | +7 dBm to -55 dBm Reference: 0 dBm | -0.1 | | +0.1 | | 4 |
| Balance Return Signal (4- to 4-) BAT = -48 V, R _L = 900Ω | Wire, See Test Circuit B) | · | | • | | |
| Gain accuracy | 0 dBm, 1 kHz 0°C to +70°C -40°C to +85°C | -0.15 -0.20 | | +0.15 +0.20 | | 3 4 |
| Variation with frequency | 300 to 3400 Hz relative to 1 kHz | -0.1 -0.15 | | +0.1 +0.15 | dB | |
| Gain tracking | +3 dBm to -55 dBm Reference: 0 dBm 0°C to +70°C -40°C to +85°C | -0.1 -0.15 | | +0.1 +0.15 | | — 3, 4 4 |
| | f = 1 kHz | | | | | 4, 8 |

Note:

^{*} P.G. = Performance Grade



ELECTRICAL CHARACTERISTICS (continued)

| Description | Test Conditions (See Note 1) | Min | Тур | Max | Unit | Note |
|---|---|-------------------|--------------|-------------------|----------------------|-------------|
| Total Harmonic Distortion (2-BAT = –48 V, R _L = 900 Ω | to 4-Wire or 4- to 2-Wire) (See Test Circuits | A and B) | | | | |
| Harmonic distortion 300 Hz to 3400 Hz | 2-wire level = 0 dBm 2-wire level = +7 dBm | | -64 -55 | -50 -40 | dB | |
| Idle Channel Noise (2-wire an | d 4-wire) | | | • | | |
| C-message weighted noise 0°C to +85°C -40°C to 0°C | | | +7 +7 | +10 +12 | dBrnC | 4 |
| Psophometric weighted noise | 0°C to +85°C -40°C to 0°C | | -83 | -80 -78 | dBmp | _ 4 |
| Line Characteristics, Active S | State (See Figure 1) | l. | | 1 | • | 1 |
| Short loops, Active state | BAT = -43 V, R _{LDC} = 600Ω BAT = -48 V, R _{LDC} = 600Ω | 25.0 | 27.0 | 29.0 | | |
| Long loops, Active state | BAT = -43 V, R _{LDC} = 1.4 kΩ BAT = -48 V, R _{LDC} = 1.9 kΩ | 20.0 18.0 | 23.8 20.4 | | | |
| OHT state | BAT = -48 V, R _{LDC} = 600Ω | 16.0 | 18.0 | 20.0 | mA | |
| Standby state | $I_{L} = \frac{ V_{BAT} - 3 V}{R_{L} + 1800}$ $T_{A} = 25^{\circ}C$ | 0.7I _L | ΙL | 1.3I _L | - IIIA | |
| | $R_L = 600 \Omega$, BAT = -48 V $T_A = 70^{\circ}$ C | 15.0 | 17.4 | | | |
| Loop current | Tip Open, $R_L = 0$ Disconnect, $R_L = 0$ Tip Open, Bwire to GND Tip Open, Bwire = $V_{BAT} + 6 V$ | | | 100 100 — | μΑ μΑ mA mA | |
| I _L LIM (Itip + Iring) | Tip and ring shorted to GND | | 100 | 130 | mA | |
| Ground-start signaling (tip voltage) | Active state R_{TIP} to -48 V = 7.0 k Ω R_{RING} to GND = 100 Ω | -7.5 | -5.0 | | V | 4 — — |
| Open circuit voltage | Active and OHT BAT = -48 V | 40.5 | 42.0 | | | |
| Power Dissipation, Normal Lo | oop Polarity, BAT = -48 V | 1 | • | | • | II. |
| On hook, Open Circuit state | | | 25 | 70 | | |
| On hook, OHT state | | | 120 | 210 | | |
| On hook, Active state | R_{TMG} = Open R_{TMG} = 1700 Ω | | 160 195 | 260 280 | mW | |
| On hook, Standby state | | | 35 | 85 | 1 | |
| Off hook, OHT state | $R_L = 300 \Omega$, $R_{TMG} = \infty$ BAT = -48 V | | 735 | 1050 | | |
| Off hook, Active state | $R_L = 300 \Omega$, $R_{TMG} = \infty$ BAT = -48 V | | 1.25 | 1.45 | W | |
| | $R_L = 300 \Omega$, $R_{TMG} = \infty$ | | 0.57 | 0.85 | | |
| Off hook, Standby state | $R_L = 600 \Omega, T_A = 25^{\circ}C$ | | 0.68 | 1.0 | | |
| | • | | • | | | - |




ELECTRICAL CHARACTERISTICS (continued)

| Description | Test Conditions (See Note 1) | Min | Тур | Max | Unit | Note |
|---|---|-------------------|----------------------------|--------------------------|-------|----------|
| Supply Currents, BAT = -48 V | | • | | | • | • |
| V _{CC} on-hook supply current | Open Circuit state OHT state Standby state Active state | | 1.7 4.9 2.2 6.3 | 2.5 7.5 3.0 8.5 | | |
| V _{EE} on-hook supply current | Open Circuit state OHT state Standby state Active state | | 0.7 2.0 0.77 2.1 | 2.0 3.5 2.0 5.0 | mA | |
| V _{BAT} on-hook supply current | Open Circuit state OHT state Standby state Active state | | 0.18 1.9 0.45 4.2 | 1.0 4.7 1.5 5.7 | | |
| Power Supply Rejection Ratio | (V _{RIPPLE} = 50 mVrms), Active Normal State | е | | | -1 | |
| V _{CC} | 50 Hz to 3400 Hz | 33 | 40 | | | |
| V _{EE} | 50 Hz to 3400 Hz | 29 | 35 | | dB | 5 |
| V_{BAT} | 50 Hz to 3400 Hz | 30 | 50 | | | |
| Effective internal resistance | CAS pin to GND | 85 | 170 | 255 | kΩ | 4 |
| RFI rejection | 100 kHz to 30 MHz (See Figure E) | | | 1.0 | mVrms | 4 |
| Off-Hook Detector | | | | | • | |
| Current threshold | $I_{DET} = \frac{375}{R_D}$ | -10 | | +10 | % | |
| Ground-Key Detector Thresho | olds, Active State, BAT = -48 V | | | | | |
| Ground-key resistance threshold | d B(RING) to GND | 2.0 | 5.0 | 10.0 | kΩ | |
| Ground-key current threshold | B(RING) to GND | | 9 | | mA | |
| Ring-Trip Detector Input | | | | | | |
| Bias current | | -0.5 | -0.05 | | μΑ | |
| Offset voltage | Source resistance = 2 $M\Omega$ | -50 | 0 | +50 | mV | 6 |
| Logic Inputs (C3–C1, E0, E1) | | 1 | _ | ı | 1 | ı |
| Input High voltage | | 2.0 | | | V | |
| Input Low voltage | | | | 0.8 | | |
| Input High current | All inputs except C3 and E1 Input C3 Input E1 | -75 -75 -75 | | 40 200 45 | μА | |
| Input Low current | | -0.4 | | | mA | |
| Logic Output (DET) | | | I | | | |
| Output Low voltage | I _{OUT} = 0.8 mA | | | 0.4 | | |
| Output High voltage | I _{OUT} = -0.1 mA | 2.4 | | | \ \ | |
| Relay Driver Output (RINGOU | | | <u> </u> | <u> </u> | 1 | <u> </u> |
| On voltage | 35 mA sink | | +0.25 | +0.4 | V | |
| Off leakage | V _{OH} = +5 V | | | 100 | μΑ | |
| | 100 μΑ | 6 | 7.2 | | her , | |
| Zener breakover | 100 μΑ | O | 1.2 | | V | |



RELAY DRIVER SCHEMATIC




SWITCHING CHARACTERISTICS (32-pin PLCC only)

| Symbol | Parameter | Test Conditions | Temperature Range | Min | Тур | Max | Unit | Note |
|--------|---|--|------------------------------|-----|------------|------------|------|------|
| tgkde | E1 Low to $\overline{\text{DET}}$ High (E0 = 1) | | 0°C to 70°C -40° to +85°C | | | 3.8 4.0 | | |
| | E1 Low to \overline{DET} Low (E0 = 1) | Ground-Key Detect state R_L open, R_G connected (See Figure G) | | | | 1.1 1.6 | | |
| tgkdd | E0 High to $\overline{\text{DET}}$ Low (E1 = 0) | | | | 1.1 1.6 | | | |
| tgkd0 | E0 Low to DET High (E1 = 0) | | | | | 3.8 4.0 | us | 4 |
| tshde | E1 High to DET Low (E0 = 1) | | 0°C to 70°C -40° to +85°C | | | 1.2 1.7 | μο | 7 |
| | E1 High to \overline{DET} High (E0 = 1) | Switchhook Detect state | 0°C to 70°C -40° to +85°C | | | 3.8 4.0 | | |
| tshdd | E0 High to DET Low (E1 = 1) | $R_L = 600 \Omega$, R_G open (See Figure F) | 0°C to 70°C -40° to +85°C | | | 1.1 1.6 | | |
| tshd0 | E0 Low to \overline{DET} High (E1 = 1) | | 0°C to 70°C -40° to +85°C | | | 3.8 4.0 | | |




SWITCHING WAVEFORMS

E1 to DET



E0 to DET




Note:


All delays measured at 1.4 V level.



Notes:

- 1. Unless otherwise noted, test conditions are V_{CC} = +5 V, V_{EE} = -5 V, C_{HP} = 0.33 μ F, R_{DC1} = R_{DC2} = 9.26 $k\Omega$, C_{DC} = 0.33 μ F, R_d = 35.4 $k\Omega$, C_{CAS} = 0.33 μ F, no fuse resistors, BAT = -48 V, R_L = 900 Ω , and R_{TMG} = 1700 Ω .
- 2. a. Overload level is defined when THD = 1%.
 - b. Overload level is defined when THD = 1.5%.
- 3. Balance return signal is the signal generated at V_{TX} by V_{RX} . This specification assumes the two-wire AC load impedance matches the programmed impedance.
- 4. Not tested in production. This parameter is guaranteed by characterization or correlation to other tests.
- 5. This parameter is tested at 1 kHz with a termination impedance of 900 Ω and an R_L of 600 Ω in production. Performance at other frequencies is guaranteed by characterization.
- 6. Tested with 0 Ω source impedance. 2 M Ω is specified for system design only.
- 7. Assumes the following Z_T networks:





8. Group delay can be considerably reduced by using a Z_T network such as that shown in Note 7 above. The network reduces the group delay to less than $2 \mu s$. The effect of group delay on the linecard performance may be compensated for by using the QSLACTM or DSLACTM device.

Table 1. SLIC Decoding

| | | | DET Output | |
|-------|----------|--------------------------|---------------|------------|
| State | C3 C2 C1 | Two-wire Status | E1 = 1 | E1 = 0 |
| 0 | 0 0 0 | Open Circuit | Ring trip | Ring trip |
| 1 | 0 0 1 | Ringing | Ring trip | Ring trip |
| 2 | 0 1 0 | Active | Loop detector | Ground key |
| 3 | 0 1 1 | On-hook TX (OHT) | Loop detector | Ground key |
| 4 | 1 0 0 | Tip Open | Loop detector | Ground key |
| 5 | 1 0 1 | Standby | Loop detector | Ground key |
| 6 | 1 1 0 | Active Polarity Reversal | Loop detector | Ground key |
| 7 | 1 1 1 | OHT Polarity Reversal | Loop detector | Ground key |

Note:


E0 High enables the DET pin.



Table 2. User-Programmable Components

| $Z_{\rm T} = 200(Z_{\rm 2WIN} - 2R_{\rm F})$ | Z_{T} is connected between the VTX and RSN pins. The fuse resistors are R_{F} and Z_{2WIN} is the desired 2-wire AC input impedance. When computing Z_{T} , the internal current amplifier pole and any external stray capacitance between VTX and RSN must be taken into account. |
|--|--|
| $Z_{\rm RX} = \frac{Z_{\rm L}}{G_{42\rm L}} \bullet \frac{200 \bullet Z_{\rm T}}{Z_{\rm T} + 200(Z_{\rm L} + 2R_{\rm F})}$ | Z_{RX} is connected from V_{RX} to RSN. Z_{T} is defined above and G_{42L} is the desired receive gain. |
| $R_{DC1} + R_{DC2} = \frac{500}{I_{LOOP}}$ | $R_{DC1},R_{DC2},$ and C_{DC} form the network connected to the RDC pin. R_{DC1} and R_{DC2} are approximately equal. I_{LOOP} is the desired loop current in the constant-current region. |
| $C_{DC} = 1.5 \text{ ms} \bullet \frac{R_{DC1} + R_{DC2}}{R_{DC1} \bullet R_{DC2}}$ | |
| $R_{\rm D} = \frac{375}{I_{\rm T}}, \ C_{\rm D} = \frac{0.5 \text{ ms}}{R_{\rm D}}$ | $\rm R_D$ and $\rm C_D$ form the network connected from RD to –5 V and $\rm I_T$ is the threshold current between on hook and off hook. |
| $I_{OHT} = \frac{500 \text{ V} \bullet 0.66}{R_{DC1} + R_{DC2}}$ | OHT loop current (constant-current region) |
| $C_{CAS} = \frac{1}{3.4 \cdot 10^5 \pi f_c}$ | C_{CAS} is the regulator filter capacitor and f_{c} is the desired filter cut-off frequency. |
| Thermal Management Equations (Normal Active and | d Tip Open states) |
| $R_{TMG} = \frac{V_{BAT} - 6 V}{I_{LOOP}}$ | R_{TMG} is connected from TMG to V_{BAT} and is used to limit power dissipation within the SLIC in Normal Active and Tip Open states only. |
| $P_{RTMG} = \frac{(V_{BAT} - 6 \ V - (I_L \bullet R_L))^2}{R_{TMG}}$ | Power dissipated in the thermal management resistor, R _{TMG} , during Active and Tip Open states |
| $P_{SLIC} = V_{BAT} \bullet I_L - P_{RTMG} - R_L(I_L)^2 + 0.12 \text{ W}$ | Power dissipated in the SLIC while in Active and Tip Open states |
| Thermal Management Equations (Polarity Reverse S Note: SLIC die temperature should not exceed 140° | |
| $P_{SLIC} = V_{BAT} \bullet I_L - R_L (I_L)^2 + 0.12 \text{ W}$ | Power dissipated in the SLIC while in the Polarity Reverse state |
| $T_{SLIC} = P_{SLIC} \bullet \theta_{JA} + T_{Ambient}$ | Total die temperature |
| Theta JA (θ_{JA}) PLCC = 43°C/watt | Thermal impedance of the 32-pin plastic leaded chip carrier package |

DC FEED CHARACTERISTICS



Notes:

1. Constant-current region:

Active state,

$$I_{L} = \frac{500}{R_{DC}}$$

OHT state,

$$I_{L} = \frac{2}{3} \bullet \frac{500}{R_{DC}}$$

2. Anti-sat (battery tracking) turn-on: \

$$V_{AB} = 1.017 |V_{BAT}| - 10.7$$

3. Open circuit voltage:

$$V_{AB} = 1.017 |V_{BAT}| - 6.3$$


4. Anti-sat (battery tracking) region:

$$V_{AB} = 1.017 |V_{BAT}| - 6.3 - I_L \frac{R_{DC}}{120}$$

a. V_A-V_B (V_{AB}) Voltage vs. Loop Current (Typical)




DC FEED CHARACTERISTICS (continued)



 $R_{DC1} + R_{DC2} = R_{DC} = 18.52 \text{ k}\Omega$

 $V_{BAT} = 47.3 \text{ V}$

b. Loop Current vs. Load Resistance (Typical)




Feed current programmed by R_{DC1} and R_{DC2}

c. Feed Programming

Figure 1. DC Feed Characteristics




TEST CIRCUITS



A. Two- to Four-Wire Insertion Loss

B. Four- to Two-Wire Insertion Loss and Balance Return Signal



 Z_D is the desired impedance (e.g., the characteristic impedance of the line).

$$R_L = -20 \log (2 V_M / V_S)$$

C. Longitudinal Balance


S2 Closed, S1 Open

4-L Long. Sig. Gen. = 20 log (V_L / V_{RX})


D. Two-Wire Return Loss Test Circuit



TEST CIRCUITS (continued)



E. RFI Test Circuit




F. Loop-Detector Switching

G. Ground-Key Switching

Am7943 Data Sheet




TEST CIRCUITS (continued)





PHYSICAL DIMENSION

PL032



REVISION SUMMARY

Revision A to B

Minor changes were made to the data sheet style and format to conform to Legerity standards.

Revision B to Revision C

- In Pin Description table, inserted/changed TP pin description to: "Thermal pin. Connection for heat dissipation. Internally connected to substrate (VBAT). Leave as open circuit or connected to VBAT. In both cases, the TP pins can connect to an area of copper on the board to enhance heat dissipation."
- Minor changes were made to the data sheet style and format to conform to Legerity standards.

Revision C to Revision D

- The physical dimension (PL032) was added to the Physical Dimension section.
- Deleted the Ceramic DIP and Plastic DIP packages and references to them.
- · Updated the Pin Description table to correct inconsistencies.

Am7943 Data Sheet

| The contents of this document are provided in connection with Legerity, Inc. products. Legerity makes no representations or warranties with respect to the accuracy or completeness of the contents of this publication and reserves the right to make changes to specifications and product descriptions at any time without notice. No license, whether express, implied, arising by estoppel or otherwise, to any intellectual property rights is granted by this publication. Except as set forth in Legerity's Standard Terms and Conditions of Sale, Legerity assumes no liability whatsoever, and disclaims any express or implied warranty, relating to its products including, but not limited to, the implied warranty of merchantability, fitness for a particular purpose, or infringement of any intellectual property right. |
|--|
| Legerity's products are not designed, intended, authorized or warranted for use as components in systems intended for surgical implant into the body, or in other applications intended to support or sustain life, or in any other application in which the failure of Legerity's product could create a situation where personal injury, death, or severe property or environmental damage may occur. Legerity reserves the right to discontinue or make changes to its products at any time without notice. |
| © 1999 Legerity, Inc. All rights reserved. |
| All rights reserved. |
| |
| |
| |
| |
| |

Trademarks

Legerity, the Legerity logo and combinations thereof, DSLAC and QSLAC are trademarks of Legerity, Inc.

Other product names used in this publication are for identification purposes only and may be trademarks of their respective companies.



P.O. Box 18200 Austin, Texas 78760-8200

Telephone: (512) 228-5400

Fax: (512) 228-5510

North America Toll Free: (800) 432-4009

To contact the Legerity Sales Office nearest you, or to download or order product literature, visit our website at www.legerity.com.

To order literature in North America, call: (800) 572-4859

or email:

americalit@legerity.com

To order literature in Europe or Asia, call: 44-0-1179-341607

or email:

Europe — eurolit@legerity.com Asia — asialit@legerity.com