Am79530/Am79531/ Am79534/Am79535

Subscriber Line Interface Circuit


Advanced Micro Devices

DISTINCTIVE CHARACTERISTICS

- Programmable constant current feed
- Line-feed characteristics independent of battery variations
- Programmable loop detect threshold
- On-chip switching regulator for low-power dissipation
- Pin for external ground-key noise filter capacitor available

- Ground-key detect
- Low standby power
- Two-wire impedance set by single external impedance
- Polarity reversal feature
- Tip open state for ground start lines
- Test relay driver optional

BLOCK DIAGRAM



Notes: Am79530—E₀ and E₁ inputs; ring relay sourced internally to BGND; no test relay driver.

Am79531—E₀ and E₁ inputs; ring relay sourced internally to BGND; no test relay driver; ground-key filter pin.

Am79534—Eo and E1 inputs; ring and test relay drivers sourced internally to BGND.


Am79535—E₀ and E₁ inputs; ring relay driver sourced internally to BGND; ground-key filter pin.

Current gain (K₁) = 1000 for all parts.


This document contains information on a product under development at Advanced Micro Devices, Inc. The information is intended to help you evaluate this product. AMD reserves the right to change or discontinue work on this proposed product without notice.

CONNECTION DIAGRAMS Top View

Am79530





Am79531



Note: Pin 1 is marked for orientation.

CONNECTION DIAGRAMS (continued)






Notes: 1. Pin 1 is marked for orientation.

2. TP is a thermal conduction pin tied to substrate (QBAT).

ORDERING INFORMATION

Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of the elements below.



Valid Combinations						
	DC, JC, PC					
AM7953X	–1DC, –1JC, –1PC					
	–2DC, – 2JC, –2PC					

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.

^{*}The performance specifications contained in this data sheet are valid for the commercial temperature range only. See the SLIC Extended Temperature Supplement for information on industrial temperature range (-40°C to +85°C) specifications.

PIN DESCRIPTION

AGND

Ground (Am79534 and Am79535)

Analog (Quiet) ground.

DGND

Ground (Am79534 and Am79535)

Digital ground.

AGND/DGND

Ground (Am79530, Am79531)

Analog and digital ground are connected internally to a single pin.

AX(TIPX)

(Output)

Output of A(TIP) power amplifier.

BGND

Ground

Battery (power) ground.

BX(RINGX)

(Output)

Output of B(RING) power amplifier.

Cs-Ci

Decoder (Inputs)

TTL compatible. C₃ is MSB and C₁ is LSB.

C_4

Test Relay Driver Command (Input) (Am79534)

TTL compatible. A logic Low enables the driver.

CHCLK

Chopper Clock (Input)

input to switching regulator (TTL compatible). Frequency = 256 kHz (Nominal).

CHS

Chopper Stabilization (Input)

Connection for external stabilization components.

DA

Ring Trip Negative (Input)

Negative input to ring trip comparator.

DB

Ring Trip Positive (Input)

Positive input to ring trip comparator.

DET

Detector (Output)

When enabled, a logic Low indicates that the selected detector is tripped. The detector is selected by the logic inputs (C3-C1, E0, E1). The output is open-collector with a built-in 15K pull-up resistor.

E۵

Read Enable (Input)

(Am79530, Am79531, and Am79534)

A logic High enables DET. A logic Low disables DET.

Ground Key Enable (Input)

When E₀ is High, E₁ = High connects the ground-key detector to \overline{DET} , and $E_1 = \text{Low connects the off-hook}$ or ring trip detector to DET.

GKFIL

Ground-Key Filter Capacitor Connection (Am79531 and Am79535)

An external capacitor for filtering out high-frequency noise from the ground-key loop can be connected to this pin. An internal 36K -20%, +40% resistor is provided to form an RC filter with the external capacitor.

In versions which have a GKFIL pin, 3.3 nF minimum capacitance must be connected from the GKFIL pin to ground.

HPA

A(TIP) side of high-pass filter capacitor.

HPB

B(RING) side of high-pass filter capacitor.

Switching Regulator Power Transistor (Output)

Connection point for filter inductor and anode of catch diode. This pin will have up to 60 V of pulse waveform on it and must be isolated from sensitive circuits. Extreme care must be taken to keep the diode connections short because of the high currents and high di/dt.

QBAT

Quiet Battery

Filtered battery supply for the signal processing circuits.

Threshold modification and filter point for the off-hook detector.

Rnc

Connection point for the DC feed current programming network. The other end of the network connects to the Receiver Summing Node (RSN). The sign of V_{RDC} is minus for normal polarity and plus for reverse polarity.

RINGOUT

Ring Relay Driver (Output)

Sourcing from BGND with internal diode to QBAT.

TESTOUT

Test Relay Driver (Output) (Am79534)

Sourcing from BGND with internal diode to QBAT.

RSN

Receive Summing Node (Input)

The metallic current (both AC and DC) between A(TIP) and B(RING) is equal to 1000 times the current into this pin. The networks that program receive gain, two-wire impedance, and feed current all connect to this node. This node is extremely sensitive. Care should be taken to route the 256-kHz chopper clock and switch lines away from the RSN node.

V_{BAT}

Connected to office battery supply through an external protection diode.

Vcc

+5-V power supply.

V_{FF}

-5-V power supply.

V_{REG}

Regulated Voltage (Input)

Provides negative power supply for power amplifiers and connection point for inductor, filter capacitor, and chopper stabilization.

VTX

Transmit Audio (Output)

This output is a unity gain version of the AX(TIPX) and BX(RINGX) metallic voltage. The other end of the two-wire input impedance programming network connects here.

ABSOLUTE MAXIMUM RATINGS Storage Temperature -55°C to +150°C V_{cc} with respect to AGND/DGND ... -0.4 V to +7.0 V V_{FF} with respect to AGND/DGND ... +0.4 V to -7.0 V V_{BAT} with respect to AGND/DGND . . . +0.4 V to -70 V

Note: Rise time of V_{BAT} (dv/dt) must be limited to 27 V/μs or less when Q_{BAT} bypass = 0.33 μ F.

AGND/DGND	+1.0 V to -3.0 V
AX(TIPX) or BX(RINGX) to BGND:	

BGND with respect to _ . . . _ . _ _

Continuous
10 ms (F = 0.1 Hz)70 V to +5.0 \
1 μs (F = 0.1 Hz)90 V to +10 \
250 ns (F = 0.1 Hz)120 V to +15 \
Current from AX(TIP) or BX(RING) ±150 mA
Voltage on RINGOUT BGND to 70 V above $Q_{\mbox{\tiny BA}}$
Voltage on TESTOUT BGND to 70 V above QBA

Voltage on Ring Trip Inputs

(DA and DB) V _{BA}	τ to 0 V
Current into Ring Trip Inputs	±10 mA
Peak Current into Regulator	
Switch (L pin)	150 mA

Current through Relay Drivers 60 mA

Switcher Transient Peak Off Voltage on L pin +1.0 V

C4-C1, E1, CHCLK to
AGND/DGND0.4 V to Vcc + 0.4 V
Maximum Power Dissipation, T _A (see note) 70°C
In 28-pin ceramic DIP package 2.58 W
In 28-pin plastic DIP package 1.4 W

Note: Thermal limiting circuitry on chip will shut down the circuit at a junction temperature of about 165°C. The device should never see this temperature and operation above 145°C junction temperature may degrade device reliability. See SLIC Packaging Considerations section for more information.

In 32-pin PLCC package 1.74 W

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may effect device reliability.

OPERATING RANGES

Commercial (C) Devices

Ambient Temperature 0°C to +70°C
V_{cc} 4.75 V to 5.25 V
$V_{\text{\tiny EE}}$
V_{BAT}
AGND/DGND
BGND with respect to
AGND/DGND100 mV to +100 mV
Load Resistance on $V_{\tau x}$ to Ground 10 Kohm Min

"-2" performance grade SLICs are functional from -40°C to +85°C. See the SLIC Extended Temperature Supplement for information on industrial temperature range (-40°C to +85°C) specifications.

Operating ranges define those limits between which the functionality of the device is quaranteed.

ELECTRICAL CHARACTERISTICS over operating range

Am79530/Am79531/Am79534/Am79535 (see Note 1)

		Preliminary					
Description	Test Conditions	P.G.*	Min	Тур	Max	Uni	
Analog (V _{TX}) Output Impedance (Note 5)				3		ohn	
Analog (V _{Tx}) Output Offset			-35		+35	mV	
Analog (VIX) Output Onset		-1	-30		+30	HIV	
Analog (RSN) Input Impedance (Note 5)	300 Hz to 3.4 kHz			1	20	ohr	
Longitudinal Impedance at AX or BX	300 FIZ 10 3.4 KFIZ				35	ohm	
Overload Level	four-wire		_3.1		+3.1	Vpl	
Z _{2WIN} = 600 to 900 ohms (Note 2)	two-wire		0.1		,0.1	• •	
Transmission Performance, two-wire in	npedance						
Two-Wire Return Loss	300 Hz to 500 Hz		26				
(See Test Circuit D)	500 Hz to 2500 Hz		26			dB	
(Notes 5, 10)	2500 Hz to 3400 Hz		20				
Longitudinal Balance (two-wire and fou	r-wire, see Test Circuit C)						
R _L = 600 ohms			48				
Longitudinal to Metallic L-T, L-4	300 Hz to 3400 Hz	-1	52				
Longitudinal to Metallic L-T and	200 Hz to 1000 Hz	5++	63	70		dB	
L-4 for trimmed version (consult factory)	1000 Hz to 3400 Hz	-2**	58	70			
	200 Hz to 3400 Hz						
	(Reverse polarity)		54				
Longitudinal Signal Generation 4-L	300 Hz to 800 Hz		40			dB	
	300 Hz to 800 Hz	-1	42			u.	
Longitudinal Current Capability	Active State			25		m/	
per Wire (Note 5)	Disable State			18	L	RM	
Insertion Loss (two-wire to four-wire an	d four-wire to two-wire, see	Test Circ	uits A and	I B)			
Coin Acquirect			-0.15		+0.15		
Gain Accuracy	0 dBm, 1 kHz	-1	-0.1		+0.1	dB	
Veriation with Executancy (Nets E)	300 Hz to 3400 Hz		0.4		.0.1	-10	
Variation with Frequency (Note 5)	Relative to 1 kHz		-0.1		+0.1	dB	
Onin Translainer (Nata 5)	+7 dBm to -55 dBm						
Gain Tracking (Note 5)	Reference: 0 dBm		-0.1		+0.1	dB	
Balance Return Signal (four-wire to fou	r-wire, see Test Circuit B)						
			-0.15		+0.15		
Gain Accuracy (Note 3)	0 dBm, 1 kHz	-1	-0.1		+0.1	dB	
	300 Hz to 3400 Hz						
Variation with Frequency (Notes 3, 5)	Relative to 1 kHz		-0.1		+0.1	dB	
	+3 dBm to -55 dBm	- 11-					
Gain Tracking (Note 5)	Reference: 0 dBm		0.1		+0.1	dB	
Group Delay (Notes 5, 12)	F = 1 kHz			5,3		μs	
			T . 2:			r	
Total Harmonic Distortion (two-wire to		o-wire, see	e rest Circ				
Total Harmonic Distortion	0 dBm, 300 Hz-3.4 kHz			-64 	-50	dB	
	+9 dBm, 300 Hz-3.4 kHz			55	-40		

^{*}P.G. = Performance Grade

**All other performance parameters equivalent to -1 grade.

Normal Polarity only.

ELECTRICAL CHARACTERISTICS (continued)

		Preliminary					
Description	Test Conditions	P.G.	Min	Тур	Max	Unit	
Idle Channel Noise							
Tario Stratification				+7	+15	.ID 0	
C-Message Weighted Noise	two-wire	-1		+7	+12	dBrnC	
(Notes 5, 7)	4			+7	+15	dBrnC	
	four-wire	-1		+7	+12	dbillo	
	two-wire			-83	–75	dBmp	
Psophometric Weighted Noise	(wo-wire	-1		-83	-78	автр	
(Note 7)	four-wire			-83	- 75	dBmp	
	TOGI-WITE	-1		-83	-78		
Single Frequency Out-of-Band Noise	(see Test Circuit E)						
Metallic	4 kHz to 9 kHz			-76			
(Notes 4, 5, 9)	9 kHz to 1 MHz			-76		dBm	
(Notes 4, 5)	256 kHz and harmonics			– 57			
Longitudinal	1 kHz to 15 kHz			– 70			
(Notes 4, 5, 9)	Above 15 kHz			-85		dBm	
(Notes 4, 5)	256 kHz and harmonics		<u> </u>	– 57			
DC Feed Currents (see Figures 1a, 1b	o, 1c) Battery = –48 V						
Active Mode Loop Current Accuracy	ILOOP (nominal) = 40 mA		-7.5		+7.5	%	
Disable Mode	R _L = 600 ohms	1	18	20	22		
Tip Open Mode	R _L = 600 ohms	1			1.0	mA	
Open Circuit Mode	R _L = 0 ohms	1			1.0		
Fault Current Limit, ILLIM (IAX + IBX)	AX and BX shorted to ground				130	mA	
Power Dissipation Battery = -48 V, N	ormal Polarity						
		Ī		35	120		
On-Hook Open Circuit		-1		35	80		
				135	250]	
On-Hook Disable Mode		-1		135	200	mW	
				200	400] ''''	
On-Hook Active Mode		-1		200	300		
Off-Hook Disable Mode	R _L = 600 ohms			500	750		
Off-Hook Active Mode	R _L = 600 ohms			650	1000		
Supply Currents							
	Open Circuit Mode			3.0	4.5		
Vcc On-Hook Supply Current	Disable Mode			6.0	10.0	mA	
	Active Mode	4		7.5	12.0		
W 0 W 10 / 2 ·	Open Circuit Mode			1.0	2.3	^	
VEE On-Hook Supply Current	Disable Mode Active Mode			2.2 2.7	3.5 6.0	mA	
	Open Circuit Mode	1	-	0.4	1.0	 	
V _{BAT} On-Hook Supply Current	Disable Mode			3.0	5.0	mA	
Ton I won depty a month	Active Mode			4.0	6.0		

ELECTRICAL CHARACTERISTICS (continued)

			Preliminary				
Description	Test Conditions		Min	Тур	Max	Unit	
Power Supply Rejection Ratio (Vripple	= 50 mV RMS)						
	50 II . 0400 II		25	45		٩D	
Vcc	50 Hz to 3400 Hz	-1	30	45		dB	
(Notes 6, 7)	0.4141-1.50141-		22	35		dB	
	3.4 kHz to 50 kHz	-1	25	35		ав	
	50 11- +- 0400 11-		20	40		dΒ	
VEE	50 Hz to 3400 Hz	-1	25	40		06	
(Notes 6, 7)	0.4 14 1-4- 50 14 1-		10	25		dВ	
	3.4 kHz to 50 kHz	-1	10	25		UB	
			27	45			
V _{BAT}	50 Hz to 3400 Hz	-1	30	45		dB	
(Notes 6, 7)			20	40		-10	
,	3.4 kHz to 50 kHz	-1	25	40		dB	
Off-Hook Detector							
Current Threshold Accuracy	I _{DET} = 365/R _D Nominal		-20		+20	%	
Ground-Key Detector Thresholds, Activ	ve Mode. Batterv = -48 V (see Test Cir	cuit F)				
Ground-Key Resistance Threshold	B(Ring) to GND		2.0	5.0	10.0	Kohm	
	B(Ring) to GND			9			
Ground-Key Current Threshold (Note 8)	Midpoint to GND			9			
Ring Trip Detector Input						mA	
niiu i iib Delector iiibut						mA	
Bias Current			-5	-0.05		μΑ	
	Source Resistance 0 to 2 Mohm		-5 -50	-0.05 0	+50		
Bias Current Offset Voltage (Note 11)	0 to 2 Mohm				+50	μА	
Bias Current	0 to 2 Mohm				+50	μА	
Bias Current Offset Voltage (Note 11) Logic Inputs (C ₁ , C ₂ , C ₃ , C ₄ , E ₆ , E ₁ , and C	0 to 2 Mohm		-50		+50	μA mV	
Bias Current Offset Voltage (Note 11) Logic Inputs (C ₁ , C ₂ , C ₃ , C ₄ , E ₆ , E ₁ , and C Input High Voltage	0 to 2 Mohm		-50			μA mV	
Bias Current Offset Voltage (Note 11) Logic Inputs (C ₁ , C ₂ , C ₃ , C ₄ , E ₆ , E ₁ , and C Input High Voltage Input Low Voltage	0 to 2 Mohm		-50 2.0		0.8	μA mV	
Bias Current Offset Voltage (Note 11) Logic Inputs (C ₁ , C ₂ , C ₃ , C ₄ , E ₆ , E ₁ , and College Input High Voltage Input Low Voltage Input High Current Input Low Current	0 to 2 Mohm		-50 2.0 -75		0.8	μA mV V V μA	
Bias Current Offset Voltage (Note 11) Logic Inputs (C ₁ , C ₂ , C ₃ , C ₄ , E ₆ , E ₁ , and College Input Low Voltage Input High Current	0 to 2 Mohm		-50 2.0 -75		0.8	μA mV V V μA	

SWITCHING CHARACTERISTICS Am79530/Am79531/Am79534/Am79535

	Parameter	Test Conditions	Min	Тур	Max	Unit
	E₁ High to DET High (E₀ = 1)	Ground-Key Detect Mode			3.8	μs
tgkde	E₁ High to DET Low (E₀ = 1)	R _L Open, R _G Connected (see Test Circuit H)			1.1	μο
4-b-d-	E₁ Low to DET Low (E₀ = 1)				1.2	μs
tshde E_1 Low to \overline{DET} High $(E_0 = 1)$				3.8	μο	
tshdd	E₀ High to DET Low (E₁ = 0)	Switch Hook Detect Mode			1.1	μs
tshd0	E ₀ Low to DET High (E ₁ = 0)	$R_L = 600$ ohms, R_G Open (see Test Circuit G)			3.8	μз
tgkdd	E₀ High to DET Low (E₁ = 1)				1.1	μs
tgkd0	E₀ Low to DET High (E₁ = 1)				3.8	μs

Table 1. SLIC Decoding


					<u>DE</u>	Ī Output
State	C ₃	C₂	C ₁	Two-Wire Status	E ₀ = 1* E ₁ = 0	E ₀ = 1* E ₁ = 1
0	0	0	0	Open Circuit	Ring Trip	Ring Trip
1	0	0	1	Ringing	Ring Trip	Ring Trip
2	0	1	0	Active	Loop Det.	Ground Key
3	0	1	1	Disable	Loop Det.	Ground Key
4	1	0	0	Tip Open	Loop Det.	_
5	1	0	1	Reserved	Loop Det.	_
6	1	1	0	Active Polarity Reversal	Loop Det.	Ground Key
7	1	1	1	Disable Polarity Reversal	Loop Det.	Ground Key


For the Am79530, Am79531, Am79534, and Am79535, a logic Low on E₀ disables the DET output into the open-collector state.



SWITCHING WAVEFORMS

Am79530/Am79531/Am79534/Am79535






11701B-002

Note: All delays measured at 1.4-V level.

11701B-003

Relay Driver Specifications



Max Unit Description **Test Conditions** Min Typ Relay Driver Outputs (RINGOUT, TESTOUT) ٧ BGND -2 BGND - 0.95 50 mA Source On Voltage 0.5 100 μA Off Leakage ٧ Clamp Voltage 50 mA Sink QBAT -2


Notes:

- Unless otherwise noted, test conditions are: Battery = -48 V, Vcc = +5 V, VEE = -5 V, RL = 600 ohms, CHP = 0.22 µF, $R_{DC1} = R_{DC2} = 31.25K$, $C_{DC} = 0.1 \mu F$, $R_d = 51.1K$, no fuse resistors, two-wire AC output impedance, programming impedance (Z_T) = 600K resistive, receive input summing impedance (Z_{EX}) = 300K resistive. (See Table 2 for component formulas.)
- 2 Overload level is defined when THD = 1%.
- Balance return signal is the signal generated at V_{TX} by V_{RX}. This spec assumes that the two-wire AC load impedance matches the impedance programmed by Z_T.
- These tests are performed with a longitudinal impedance of 90 ohms and metallic impedance of 300 ohms for frequencies below 12 kHz and 135 ohms for frequencies greater than 12 kHz. These tests are extremely sensitive to circuit board layout.
- Not tested in production. This parameter is guaranteed by characterization or correlation to other tests.
- This parameter is tested at 1 kHz in production. Performance at other frequencies is guaranteed by characterization.
- When the SLIC is in the Anti-sat 2 operating region, this parameter will be degraded. The exact degradation will depend on system design. The Anti-sat 2 region occurs at high loop resistances when $|V_{BAT}| - |V_{AX} - V_{BX}|$ is less than approximately
- "Midpoint" is defined as the connection point between two 300-ohm series resistors connected between A(TIP) and B(RING).
- Fundamental and harmonics from 256-kHz switch-regulator chopper are not included.
- 10. Assumes the following Z_T network: 300K
- 11. Tested with 0 ohm source impedance. Two Mohms is specified for system design purposes only.
- 12. Group delay can be considerably reduced by using a Z₁ network such as that shown in Note 10 above. The network will reduce the group delay to less than 2 µs. The effect of group delay on linecard performance may be compensated for by using SLAC or DSLAC devices.

Table 2. User-Programmable Components

$Z_T = 1000(Z_{2WIN} - 2R_F)$	Z_{T} is connected between the V_{TX} and RSN pins. The fuse resistors are R _F , and Z_{ZMIN} is the desired two-wire AC input impedance. When computing Z_{T} , the internal current amplifier pole and any external stray capacitance between V_{TX} and RSN must be taken into account.
$Z_{RX} = \begin{array}{c} Z_L \\ \hline G42L \end{array} \ . \ \begin{array}{c} 1000 \ Z_T \\ \hline Z_T + 1000(Z_L + 2R_F) \end{array}$	Z_{RX} is connected from V_{RX} to the RSN pin and Z_{T} is defined above and G42L is the desired receive gain.
R _{DC1} + R _{DC2} = 2500/I _{FEED} C _{DC} = (1.5 ms)(R _{DC1} + R _{DC2})/(R _{DC1} R _{DC2})	R_{DC1} , R_{DC2} , and C_{DC} form the network connected to the R_{DC} pin. R_{DC1} and R_{DC2} are approximately equal.
$R_D = 365/I_T$, $C_D = 0.5 \text{ ms/R}_D$	R_D and C_D form the network connected from R_D to -5 V, and I_T is the threshold current between on-hook and off-hook.


$$V_{BAT} = -47.3 \text{ V}$$
 $R_{DC1} + R_{DC2} = R_{DC} = 62.5 \text{K}$



$$\label{eq:constant current region: Vax-Bx = 45.78 - $\frac{2500}{R_{DC}}$}$$
 Anti-sat 1 region:
$$V_{AX-BX} = 45.78 - \frac{R_{DC}}{152.6} \ I_L$$
 Anti-sat 2 region:
$$V_{AX-BX} = 1.067 \left| V_{BAT} \right| - 12.22 - \left(0.0128 + \frac{R_{DC}}{1523} \right) \ I_L$$
 See Figure 1c.

11701B-004

Figure 1a. Load Line (Typical)



Load Current versus Load Resistance—Am79530/Am79531/Am79534/Am79535


 $V_{BAT} = -47.3 \text{ V}$

 $R_{DC} = 62.5K$

See Figure 1c.

11701B--005

Figure 1b. Feed Characteristics (Typical)




Current programmed by R_{DC1} and R_{DC2} .

11701B--006


Figure 1c. Feed Programming

TEST CIRCUITS



A. Two-to-Four Wire Insertion Loss

B. Four-to-Two Wire Insertion Loss and Balance Return Signal




- S2 Open, S1 Closed:
 - L-T Long. Bal. = 20 log (V_{AB}/E) L-4 Long. Rej. = 20 log (V_{TX}/E)
- S2 Closed, S1 Open:
 - 4-L Long. Sig. Gen. = 20 log (V_L/V_{RX})
 - C. Longitudinal Balance

- Z_D: The desired impedance (e.g., the characteristic impedance of the line).
 - Return Loss = $-20 \log (2 V_M/V_S)$


D. Two-Wire Return Loss Test Circuit

15772A--017a


TEST CIRCUITS (continued)




E. Single-Frequency Noise



G. Loop Detector Switching



F. Ground-Key Detection



H. Ground-Key Switching

15772A-017b