

Am79865/Am79866A

Physical Data Transmitter/Physical Data Receiver

DISTINCTIVE CHARACTERISTICS

- Fully compliant with ANSI X3T9.5 FDDI, TP-FDDI, and 100BASE-TX/FX PHY standards
- Provides data and clock recovery functions for FDDI and Fast Ethernet applications
- Parallel input to the PDT is a 5-bit encoded NRZ symbol clocked by LSCLK
- Parallel output from the PDR is a 5-bit unframed NRZ symbol clocked by RSCLK
- The on-chip Phase-Locked-Loop (PLL) only requires an external frequency reference
- 125 MBaud (100 Mbps) serial link data rate
- Interfaces to fiber or copper media
- Dedicated pins provide electrical loopback data path
- 20-pin Plastic Leaded Chip Carrier (PLCC)
- Single +5 V power supply operation

GENERAL DESCRIPTION

The Physical Data Transmitter (Am79865) and the Physical Data Receiver (Am79866) devices provide clock recovery/generation functions meeting the requirements of FDDI, TP-FDDI, and 100BASE-TX PHY standards.


The PDT and PDR devices are part of the SUPERNET 2 FDDI Physical Layer Protocol chip set which also includes the Physical Layer Controller with Scrambler (PLC-S). The PLC-S (Am79C864A), PDT and PDR devices are collectively known as the AmPHY. The PLC-S performs the FDDI physical layer functions which

includes, among others, the 4B5B encoding and decoding.

The PDT converts encoded symbols into a serial NRZI data stream. The on-chip PLL generates a bit rate clock from the LSCLK reference.


The PDR uses a built-in clock recovery PLL to extract clock information from the received data stream. The recovered clock is used for serial-to-parallel data conversion.

BLOCK DIAGRAM
Am79865 PDT



15451D-1

Am79866A PDR




15451D-2


CONNECTION DIAGRAMS

Top View



20-Pin PLCC



20-Pin PLCC




LOGIC SYMBOLS



ORDERING INFORMATION

Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of the elements below.



Valid Combinations	
AM79865	JC
AM79866A	

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

Am79865 PDT PIN DESCRIPTION**TDAT 4–0****Transmit Data (TTL Inputs)**

These five inputs accept data symbols from the Am79C864 PLC, latched by the rising edge of LSCLK.

LSCLK**Local Symbol Clock (TTL Input)**

This pin supplies the frequency and phase reference to the internal PLL clock multiplier. It should be driven by an external 25 MHz crystal-controlled clock source.

FOTOFF**Fiber Optic Transmitter Off (TTL Input, active LOW)**

When held LOW, the TX output is forced LOW and TY output is forced HIGH so that the Fiber Optic Transmitter will output logical 0. In test mode, $\overline{\text{FOTOFF}}$ is used as the test clock input and does not control TX/TY.

LPBCK**Loopback Control (TTL Input, active LOW)**

When asserted, the LTX/LTY outputs transmit the NRZI serial bit stream to the PDR to establish the loopback data path. When deasserted, the LTX output is forced LOW and LTY output is forced HIGH.

TEST**Test Mode Enable (TTL Input)**

When asserted, the PDT is in Test mode. For normal operation, TEST pin must be tied LOW.

TX, TY****Transmit Data (PECL Differential Outputs)**

These transmit outputs carry differential NRZI data. They can be forced to logical 0 (TX LOW, TY HIGH) by asserting the FOTOFF input.

LTX, LTY****Loopback Transmit Data (PECL Differential Outputs)**

These differential outputs carry the same signal as TX/TY when the $\overline{\text{LPBCK}}$ input is asserted (LOW). LTX/LTY should be connected to the LRX/LRY pins of Am79866A PDR to perform loopback function. When $\overline{\text{LPBCK}}$ is deasserted (HIGH), LTX is forced LOW and LTY is forced HIGH.

***All differential PECL outputs carry data at ECL voltage levels referenced to +5.0 V (PECL levels). The external terminations required are shown in the Interface Connection Diagram in the Appendix.*

V_{CC1}, V_{CC2}**Power Supply**

V_{CC1}, V_{CC2} are +5.0 V nominal power supply pins. V_{CC1} powers all TTL and ECL I/O circuits. V_{CC2} powers all internal logic gates and analog circuits. They must be connected to a common external supply.

GND1, GND2**Ground Pins**

GND1 is TTL and ECL I/O ground. GND2 is the internal logic and analog ground. They must be connected to a common external ground reference.

Am79866A PDR PIN DESCRIPTION

LSCLK

Local Symbol Clock (TTL Input)

LSCLK is driven by an external frequency source at the 25 MHz symbol rate. This signal is used as a frequency reference for the PDR clock-recovery PLL.

LPBCK

Loopback (TTL Input, active LOW)

When active, $\overline{\text{LPBCK}}$ selects the serial data stream at LRX/LRY inputs as the received data. When HIGH, RX/RX are selected. This function is used during system loopback test to bypass the transmission medium.

TEST

TEST Mode Enable (TTL Input)

When asserted, the PDR is in Test mode. For normal operation, TEST pin must be tied LOW.

RDAT 4–0

Received Data (TTL Outputs)

These 5-bit parallel outputs are clocked by the falling edge of RSCLK and carry the NRZ data symbols to the PLC.

RSCLK

Recovered Symbol Clock (TTL Output)

RSCLK is derived from the clock synchronization PLL circuit. It is synchronous to the received serial data, and is the recovered bit clock divided-by-five. This is a 25 MHz clock.

SDI

Signal Detect Input (PECL Single-Ended Input)

SDI typically comes from the fiber optic receiver to indicate that the received optical signal is above the detection threshold. When asserted (HIGH), the data on RX/RX are used for the input to the PDR. When deasserted (LOW), the RX/RX data stream is gated off and the PLL locks onto the LSCLK.

SDO

Signal Detect Output (TTL Output)

SDO is the SDI input synchronized by LSCLK. It has the same logical sense as SDI, i.e., HIGH indicates the received optical signal is above the detection threshold.

RX, RY*

Received Data (PECL Differential Line Receiver Inputs)

These pins receive NRZI data.

LRX, LRY*

Loopback Received Data (PECL Differential Line Receiver Inputs)

This input pair should be connected to the PDT LTX/LTY outputs through properly terminated lines to establish the loopback data path. When $\overline{\text{LPBCK}}$ is asserted, LRX/LRY carry the data to be used as the input to the PDR. In Test mode, LRX/LRY become the test clock input.

**RX/RX and LRX/LRY are differential line receivers which have high input sensitivity and wide common-mode range. They can also accept PECL voltage swings and shall be driven by properly terminated transmission lines.*

VCC1, VCC2

Power Supply

VCC1, VCC2 are +5.0 V nominal power supply pins. VCC1 powers all TTL and ECL I/O circuits. VCC2 powers all internal logic gates and analog circuits. They must be connected to a common external supply.

GND1, GND2

Ground Pins

GND1 is TTL and ECL I/O ground. GND2 is the internal logic and analog ground. They must be connected to a common external ground reference.

FUNCTIONAL DESCRIPTION

Normal Operation Mode

The Am79865 PDT accepts encoded data symbols at TDATA 4–0 pins. The 5-bit symbol is latched into the PDT by the rising edge of LSCLK, serialized, converted to NRZI format and shifted to the outputs (TDATA4 bit is transmitted first). There are two pairs of serial data outputs capable of driving either Fiber Optic Interface hardware or wire transmission lines without external buffering. The TX/TY pair is connected to the serial link and the LTX/LTY pair is used in the loopback connection to the Am79866A PDR.

The PDT uses LSCLK as the frequency reference to generate the serial link data rate. The external clock source must be crystal controlled and continuous. All of the internal logic of PDT runs on an internal clock that is PLL-multiplied from the external reference source. The PDT's internal PLL is referenced to the rising edges of LSCLK only.

The input clock frequency required to achieve 125 MBaud on the serial link is 25 MHz at LSCLK. In order to generate the serial output waveforms conforming to the FDDI specification, the external reference clock (LSCLK) must meet FDDI frequency and stability requirements. The PDT serial output typically contains less than 0.4 ns peak-to-peak jitter at 125 MBaud. The latency from the LSCLK to the serial output is typically 4 to 6 bits (8 ns/bit).

The Am79866A PDR accepts encoded NRZI serial data on the RX/RX inputs and converts them to NRZ format. It then latches the unframed symbol (5 bits) to the RDATA 4-0 outputs on the falling edge of RSCLK.

The heart of the Am79866A PDR chip is its clock-recovery PLL which extracts encoded clock information from the serial NRZI data stream and recovers the data. The PLL examines every data transition in the

received serial stream and aligns its internal bit clock with these data transitions. In order to guarantee the correct operation of the PLL, the encoding scheme (such as the FDDI 4B5B code) must insure adequate transition density of the encoded data stream.

The PDR has input jitter tolerance characteristics that meet or exceed the recommendations of Physical Layer Medium Dependent (PMD) FDDI document. Typically, at 125 MBaud (8 ns/bit), the peak-to-peak Duty-Cycle Distortion (DCD) tolerance is 1.4 ns, the peak-to-peak Data-Dependent Jitter (DDJ) tolerance is 2.2 ns, and the peak-to-peak Random Jitter (RJ) tolerance is 2.27 ns. The total combined peak-to-peak jitter tolerance is typically 5 ns with bit error rate (BER) less than 2.5×10^{-10} .

The PDR's PLL typically has an acquisition time of 100 μ s or less when 'Master' symbols (one data transition within ten bits) are received. The acquisition time reduces with increasing transition density in the data stream.

The SDI input qualifies the data at RX/RX. When SDI is LOW, the PDR uses LSCLK as the PLL input and forces LOW at the Output Register. The LPBCK input selects the data source between RX/RX and LRX/LRX. When LPBCK is LOW, the SDI input is ignored.

When SDI is HIGH and the RX/RX input stream contains no data transition for PLL input, the PLL operating frequency range is limited by the LSCLK reference. The observed RSCLK output frequency is generally within 0.5% of the LSCLK frequency.

Under normal conditions, the frequency of LSCLK multiplied by five must be within 0.25% of the expected received data for the PLL to operate correctly. (Note, FDDI specifies the two frequencies to be within 50 ppm or 0.005% of each other.)

Am79865 PDT Functional Block Description

Clock Multiplier

LSCLK supplies the reference frequency which is multiplied by five using an on-chip PLL. The transmission rate and all serialization logic are controlled by the internally generated bit clock.

Input Register

TDAT 4–0 are clocked into the Input Register by the rising edge of LSCLK.

Shifter

Parallel data are loaded from the Input Register into the Shifter at the internally generated symbol boundary, and serially shifted at the bit clock rate.

NRZ-to-NRZI Converter

The NRZ output of the Shifter is converted into NRZI data patterns for transmission.

Output Control

The differential outputs carry the encoded serial NRZI bit stream. The TX/TY pair can be forced to logical 0 (TX LOW, TY HIGH) by asserting $\overline{\text{FOTOFF}}$ input. The LTX/LTY pair can be forced to logical 0 (LTX LOW, LTY HIGH) by deasserting the $\overline{\text{LPBCK}}$ input.

Am79866A PDR Functional Block Description

Clock-Recovery PLL

The clock-recovery PLL separates the input data stream into clock and data patterns. The PLL operating frequency is established by the reference at LSCLK. The PLL is capable of tracking data correctly within $\pm 0.25\%$ of LSCLK (exceeds the frequency range defined by the FDDI specification).

Media Interface

The RX/RX inputs are typically driven by differential PECL voltages, referenced to +5 V. These inputs

accept the encoded NRZI serial data. LRX/LRY are also differential line receiver inputs which accept the loopback data stream from the local PDT LTX/LTY outputs.

NRZI-TO-NRZ Converter

Serial data are retimed and associated jitter is removed. Retimed data are converted into NRZ format prior to the Shifter input.

Shifter

The Shifter is serially loaded from the NRZI_TO_NRZ converter, using the recovered bit clock.

Output Register

The Output Register is clocked by RSCLK falling edges. RSCLK is the recovered bit clock divided-by-five and is synchronous to the received serial data.

Test Mode

Asserting PDT TEST input pin forces PDT into its test mode. This allows testing of the internal logic without the PLL clock multiplier. The internal clock source is replaced by the test clock provided at the $\overline{\text{FOTOFF}}$ input. An automatic test system can clock the PDT through functional test patterns at any rate, typically less than 25 MHz, or any sequence to facilitate logic verification.

In PDT test mode, LSCLK strobes data into the Input Register and provides initialization to the internal counter.

The PDR test mode allows testing of the internal logic without the PLL. When TEST is HIGH, the internal clock source is replaced by the test clock provided at the LRX/LRY inputs. **Note:** *The loopback data path in the Am79866A PDR cannot be tested in test mode.*

An automatic test system can clock the PDR through functional test patterns at any rate, typically less than 25 MHz, or any sequence to facilitate logic verification.

ABSOLUTE MAXIMUM RATINGS

Storage Temperature -65°C to $+150^{\circ}\text{C}$
Ambient Temperature Under Bias 0°C to 70°C
Supply Voltage (V_{CC}) to
Ground Potential Continuous -0.5 V to $+7.0\text{ V}$
DC Voltage Applied to Outputs -0.5 to V_{CC} Max
DC Input Voltage -0.5 V to $+5.5\text{ V}$
DC Output Current $\pm 100\text{ mA}$
DC Input Current -30 mA to $+5.0\text{ mA}$

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability.

OPERATING RANGES

Commercial (C) Devices

Ambient Temperature (T_{A}) 0°C to 70°C
Supply Voltage (V_{CC}) $+4.75\text{ V}$ to $+5.25\text{ V}$

Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over COMMERCIAL operating ranges unless otherwise specified Am79865 PDT

Parameter Symbol	Parameter Description	Test Description	Min	Max
TTL Inputs: TDAT 4–0, LSCLK, F0TOFF, LPBCK, TEST				
V_{IH}	Input HIGH Voltage	$V_{\text{CC}} = \text{Max}$ (Note 2)	2.0 V	
V_{IL}	Input LOW Voltage	$V_{\text{CC}} = \text{Max}$ (Note 2)		0.8 V
V_{I}	Input Clamp Voltage	$V_{\text{CC}} = \text{Min}$, $I_{\text{IN}} = -18\text{ mA}$		-1.5 V
I_{IH}	Input HIGH Current	$V_{\text{CC}} = \text{Max}$, $V_{\text{IN}} = 2.7\text{ V}$		$50\text{ }\mu\text{A}$
I_{IL}	Input LOW Current	$V_{\text{CC}} = \text{Max}$, $V_{\text{IN}} = 0.4\text{ V}$		$-400\text{ }\mu\text{A}$
I_{I}	Input Leakage Current	$V_{\text{CC}} = \text{Max}$, $V_{\text{IN}} = 5.5\text{ V}$		$50\text{ }\mu\text{A}$
PECL Outputs: TX, TX; LTX, LTY				
V_{OH}	Input HIGH Voltage	PECL Load (Note 3)	$V_{\text{CC}} - 1.025\text{ V}$	$V_{\text{CC}} - 0.88\text{ V}$
V_{OL}	Input LOW Voltage	PECL Load (Note 3)	$V_{\text{CC}} - 1.81\text{ V}$	$0.8V_{\text{CC}} - 1.62\text{ V}$
Power Supplies				
I_{CC1}	V_{CC1} Supply Current	$V_{\text{CC1}} = V_{\text{CC2}} = \text{Max}$ (Note 4)		20
I_{CC2}	V_{CC2} Supply Current	$V_{\text{CC1}} = V_{\text{CC2}} = \text{Max}$		65

DC CHARACTERISTICS over COMMERCIAL operating ranges unless otherwise specified
Am79866 PDT

Parameter Symbol	Parameter Description	Test Description	Min	Max
TTL Inputs: LSCLK, LPBCK, TEST				
V_{IH}	Input HIGH Voltage	$V_{CC} = \text{Max (Note 2)}$	2.0 V	
V_{IL}	Input LOW Voltage	$V_{CC} = \text{Max (Note 2)}$		0.8 V
V_I	Input Clamp Voltage	$V_{CC} = \text{Min}, I_{IN} = -18 \text{ mA}$		-1.5 V
I_{IH}	Input HIGH Current	$V_{CC} = \text{Max}, V_{IN} = 2.7 \text{ V}$		50 μA
I_{IL}	Input LOW Current	$V_{CC} = \text{Max}, V_{IN} = 0.4 \text{ V}$		-400 μA
I_I	Input Leakage Current	$V_{CC} = \text{Max}, V_{IN} = 5.5 \text{ V}$		50 μA
TTL Outputs: RDAT 4-0, SDO, RSCLK				
V_{OH}	Output HIGH Voltage	$V_{CC} = \text{Min}, I_{OH} = -1 \text{ mA}$	2.4 V	
V_{OL}	Output LOW Voltage	$V_{CC} = \text{Min}, I_{OL} = 4 \text{ mA}$		0.45 V
I_{SC}	Output Short Circuit Current	$V_{CC} = \text{Max (Note 5)}$	-15 mA V	-85 mA
Differential PECL Inputs: RX, RY; LRX, LRY				
V_{IN}	Input Voltage (Absolute High or Low)	$V_{CC} = \text{Max (Note 2)}$	2.5 V	V_{CC}
V_{dif}	Input Differential Voltage	$V_{CC} = \text{Max (Note 2, 6)}$	50 mV	1.1 V
I_{IH}	Input HIGH Current	$V_{CC} = \text{Max}, V_{IN} = V_{CC} - 0.88 \text{ V}$		220 μA
I_{IL}	Input LOW Current	$V_{CC} = \text{Max}, V_{IN} = V_{CC} - 1.81 \text{ V}$	0.5 μA	
Single-Ended PECL Input: SDI				
V_{IHS}	Input Single-Ended HIGH Voltage	$V_{CC} = \text{Max (Note 2, 7)}$	$V_{CC} - 1.165 \text{ V}$	$V_{CC} - 0.88 \text{ V}$
V_{ILS}	Input Single-Ended LOW Voltage	$V_{CC} = \text{Max (Note 2, 7)}$	$V_{CC} - 1.81 \text{ V}$	$V_{CC} - 1.475 \text{ V}$
I_{IH}	Input HIGH Current	$V_{CC} = \text{Max}, V_{IN} = V_{CC} - 0.88 \text{ V}$		220 μA
I_{IL}	Input LOW Current	$V_{CC} = \text{Max}, V_{IN} = V_{CC} - 1.81 \text{ V}$	0.5 μA	
Power Supplies				
I_{CC1}	V_{CC1} Supply Current	$V_{CC1} = V_{CC2} = \text{Max}$		25
I_{CC2}	V_{CC2} Supply Current	$V_{CC1} = V_{CC2} = \text{Max}$		145

SWITCHING CHARACTERISTICS over operating range unless otherwise specified

Am79865 PDT

No.	Parameter Symbol	Parameter Description	Test Conditions (Note 8)	Min	Max	Unit
1	t_P	LSCLK Period		40	40	ns
2	t_{PW}	LSCLK Pulse Width HIGH		15		ns
3	t_{PW}	LSCLK Pulse Width LOW		15		ns
4	t_S	TDAT 4–0 to LSCLK Rise Setup Time		12		ns
5	t_H	TDAT 4–0 to LSCLK Rise Hold Time		2.5		ns
6	$t_R^\dagger$	TX, TY, LTX, LTY Rise Time	PECL load	0.3	3	ns
7	$t_F^\dagger$	TX, TY, LTX, LTY Hold Time	PECL load	0.3	3	ns
8	$t_{SK}^\dagger$	TX/TY, LTX/LTY Skew	PECL load		± 200	ps

Am79866A PDR


No.	Parameter Symbol	Parameter Description	Test Conditions (Note 8)	Min	Max	Unit
21	f_{OS}	LSCLK to received data frequency offset	(Note 9)		± 0.25	%
22	t_{PW}	LSCLK Pulse Width HIGH		15		ns
23	t_{PW}	LSCLK Pulse Width LOW		16		ns
24	t_{PW}	RSCLK Pulse Width HIGH	TTL load (Note 10)	10		ns
25	t_{PW}	RSCLK Pulse Width LOW	TTL load (Note 10)	20		ns
26	t_{PD}	RDAT4–0 Valid to RSCLK Rise	TTL load (Note 11)	13		ns
27	t_{PD}	RSCLK Rise to RDAT4–0 Invalid	TTL load (Note 11)	10		ns
28	t_S	SDI to LSCLK Rise Setup Time		5		ns
29	t_H	SDI to LSCLK Rise Hold Time		7		ns
30	t_{PD}	LSCLK Rise to SDO Delay	TTL load		30	ns

Notes:

- For conditions shown as Min or Max, use the appropriate values specified under operating range.
 - Typically measured with device in Test mode while monitoring output logic states.
 - Tested for $V_{CC} = \text{Min}$, shown limits are specified over entire V_{CC} operating range.
 - PDT I_{CC1} is tested with all PECL outputs terminated to V_{CC} (unloaded). The PECL outputs contribute 25 mA/pair nominally to I_{CC1} when they are loaded with PECL loads, $50\ \Omega$ to $(V_{CC} - 2)$. In calculating the chip power dissipation, the contribution by the output loads shall be multiplied by 1 V instead of by V_{CC} .
 - Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.
- $\dagger$ Not included in the production test.

Notes (continued):


6. V_{dif} is tested with each input voltage within the V_{IN} range.
7. Device thresholds on the SDI pin are verified during production test by ensuring that the input threshold is less than V_{IHS} (min) and greater than V_{ILS} (Max). The figure below shows the acceptable range (shaded area) for the transition voltage.




8. All timing references are made with respect to + 1.5 V for TTL-level signals or to the 50% point between V_{OH} and V_{OL} for PECL signals. PECL input rise and fall times must be 2 ns + 0.2 ns between 20% and 80% points. TTL input rise and fall times must be 2 ns between 1 V and 2 V.
9. Received data frequency is determined by serial data inputs. Multiply LSCLK frequency by 5 to convert the receive data bit rate.
10. Tested for 125 MBaud received data rate (1 bit-time is 8 ns). t_{PW} (HIGH) is functionally 2 bit-time wide. t_{PW} (LOW) is functionally 3 bit-time wide.
11. Tested for 125 MBaud received data rate (1 bit-time 8 ns).

SWITCHING WAVEFORMS


Am79865 PDT



Am79866A PDR





KEY TO SWITCHING WAVEFORMS

WAVEFORM	INPUTS	OUTPUTS
	Must be Steady	Will be Steady
	May Change from H to L	Will be Changing from H to L
	May Change from L to H	Will be Changing from L to H
	Don't Care, Any Change Permitted	Changing, State Unknown
	Does Not Apply	Center Line is High-Impedance "Off" State

KS000010-PAL

SWITCHING TEST CIRCUITS




Notes:

1. $R_1 = 1\text{ K}\Omega$ for the $I_{OL} = 4\text{ mA}$
2. All diodes IN916 or IN3064, or equivalent.
3. $C_L = 30\text{ pF}$ includes scope probe, wiring and stray capacitances without device in test fixture.
4. AMD uses constant current (A.T.E.) load configurations and forcing functions. This figure is for reference only.

Notes:


1. $C_L = 30\text{ pF}$ includes scope probe, wiring and stray capacitances without device in test fixture.
2. AMD uses Automatic Test Equipment (A.T.E.) load configurations and forcing functions. This figure is for reference only.

SWITCHING TEST WAVEFORMS



15451D-10

TTL Input Waveform



15451D-11


ECL Input Waveform

PHYSICAL DIMENSIONS


Am79865/Am79866A Physical Data Transmitter/Data Receiver

PL 020

20-Pin Plastic Leaded Chip Carrier (measured in inches)



TOP VIEW



SIDE VIEW

16-038-SQ
PL 020
DF79
2-20-96 lv

Trademarks

Copyright © 1996 Advanced Micro Devices, Inc. All rights reserved.

AMD, the AMD logo, and combinations thereof are trademarks of Advanced Micro Devices, Inc.

Product names used in this publication are for identification purposes only and may be trademarks of their respective companies.