

Am79C730

Integrated Multiport Repeater for 100 Mbps (IMR100™)

DISTINCTIVE CHARACTERISTICS

- Fully integrated four-port 100BASE-TX repeater device compatible with IEEE 802.3u specifications
- Four 100BASE-TX ports with on-chip clock recovery and MLT-3 functionality
- Flexible configuration options to support 100BASE-TX and 100BASE-FX operation
- LED support for multiple per port and global attributes
- Asynchronous expansion port for interconnecting multiple IMR100 devices

- Enables the design of systems that meet IEEE Class II timing requirements
- Adjustable port delays to ensure compliance with IEEE 802.3u timing requirements (Section 27.3.1.4.4)
- Baseline wander correction included with integrated MLT-3 functionality
- User-enabled Far End Fault Indication (FEFI) to indicate an asymmetric link failure
- 100-pin PQFP CMOS device with a single 5-V supply

GENERAL DESCRIPTION

The Am79C730 Integrated Multiport Repeater 100 (IMR100) device is an optimized system-level solution for unmanaged 100BASE-TX and 100BASE-FX hubs. The IMR100 device is a four-port, single-chip repeater that includes four 100BASE-TX ports which incorporate the entire physical layer, including the clock recovery and MLT-3 (Multi Level Threshold - 3 level) functional blocks. As a fully integrated CMOS solution, the IMR100 device substantially reduces power consumption and component cost when compared to discrete solutions.

In addition to enabling 100BASE-TX hubs, the IMR100 device is user-configurable to support 100BASE-FX operation on a single repeater port or on all four device ports. These 100BASE-FX options are selected via hardware and allow external fiber optic drivers to be connected directly to the IMR100 repeater ports.

To further reduce the total cost per repeater port, the expansion port allows multiple IMR100 devices to be interconnected to form a high port count repeater. A properly designed hub with multiple IMR100 devices connected together using the expansion port is capable of meeting IEEE Class II timing requirements for a single repeater.


When configuring the repeater device for a stackable design, the IMR100 device allows external expansion port delays to be considered. This enables system designers to meet the requirement that Start of Packet (SOP) delay be greater than or equal to End of Jam (EOJ) delay.

The IMR100 device provides per-port LED status indications for link, partition, and carrier sense. Ratebased LED support is included for percentage global activity and percentage global collision frequency.

This document contains information on a product under development at Advanced Micro Devices. The information is intended to help you evaluate this product. AMD reserves the right to change or discontinue work on this proposed product without notice.

Publication# 21171 Rev: B Amendment/0 Issue Date: February 1997

BLOCK DIAGRAM




21171B-1

RELATED PRODUCTS

Part No.	Description
Am7992B	Serial Interface Adapter (SIA)
Am7996	IEEE 802.3/Ethernet/Cheapernet Transceiver
Am79C90	CMOS Local Area Network Controller for Ethernet (C-LANCE)
Am79C98	Twisted Pair Ethernet Transceiver (TPEX)
Am79C100	Twisted Pair Ethernet Transceiver Plus (TPEX+)
Am79C870	Quad Fast Ethernet Transceiver (QFEX™) for 100BASE-X
Am79C871	Quad Fast Ethernet Transceiver for 100BASE-X Repeater (QFEXr™)
Am79C981	Integrated Multiport Repeater Plus (IMR+™)
Am79C982	basic Integrated Multiport Repeater (bIMR™)
Am79C983	Integrated Multiport Repeater 2 (IMR2™)
Am79C984A	enhanced Integrated Multiport Repeater (elMR™)
Am79C985	enhanced Integrated Multiport Repeater Plus (eIMR+™)
Am79C987	Hardware Implemented Management Information Base (HIMIB™)
Am79C988	Quad Integrated Ethernet Transceiver (QuIET™)
Am79C989	Quad Ethernet Switching Transceiver (QuEST™)
Am79C940	Media Access Controller for Ethernet (MACE™)
Am79C961	PCnet™-ISA+ Single-Chip Ethernet Controller for ISA (with Microsoft® Plug n' Play® Support)
Am79C961A	PCnet™-ISA II Full Duplex Single-Chip Ethernet Controller for ISA
Am79C965	PCnet™-32 Single-Chip 32-Bit Ethernet Controller
Am79C970A	PCnet™-PCI II Full Duplex Single-Chip Ethernet Controller (for PCI bus)
Am79C971	PCnet [™] -FAST Single-Chip Full-Duplex 10/100 Mbps Ethernet Controller for PCI Local Bus
Am79C974	PCnet™-SCSI Combination Ethernet and SCSI Controller for PCI Systems

CONNECTION DIAGRAM




21171B-2


Notes:

- 1. All TX and RX pins shown in this diagram are also PECLTX and PECLRX pins, respectively.
- 2. NC pins must be left floating. Do not tie to V_{CC} or ground.

LOGIC SYMBOL




LOGIC DIAGRAM



ORDERING INFORMATION

Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of the elements below.



١	/alid	I Combinations	S
nations	list	configurations	p

Valid Combi	inations
Am79C730	KC\W

Valid Combin nfigurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

TABLE OF CONTENTS

DISTINCTIVE CHARACTERISTICS.
GENERAL DESCRIPTION
BLOCK DIAGRAM
RELATED PRODUCTS
CONNECTION DIAGRAM
LOGIC SYMBOL
LOGIC DIAGRAM
ORDERING INFORMATION
Standard Products
PIN DESIGNATIONS.
Listed by Pin Number
PIN DESCRIPTIONS
100BASE-TX/FX Ports
Expansion Port
LED Interface
Miscellaneous Signals
Power Supply
FUNCTIONAL DESCRIPTION 13
Overview
Basic Repeater Functionality
Repeater Function
Signal Regeneration
Data Frame Forwarding
Partition Functional Requirements
Receive Jabber Functional Requirements
Link Monitoring
Carrier Integrity Monitor
Detailed Functions
Port Interfaces
Port Configuration
MLT-3 Operation
PECL Operation
Expansion Port
Internal Delay Adjustments
Reset Operation
Far End Fault Generation and Detection
LED Support
Overview
Per Port LED Attributes
Alert LED Status Indication
Global LED Attributes
SYSTEM LEVEL CONSIDERATIONS
IEEE Timing Requirements
Board Layout Recommendations
Connection to Twisted Pair Media
Connection to Fiber Transceivers
Expansion Port Arbitration
LED Implementation Examples
ABSOLUTE MAXIMUM RATINGS
OPERATING RANGES
DC CHARACTERISTICS
DIGITAL I/O
Analog I/O – MLT-3 Mode
Analog I/O – PECL Mode
Power Supply Current 29

PRELIMINARY

KEY TO SWITCHING WAVEFORMS	26
SWITCHING CHARACTERISTICS AND WAVEFORMS	26
Clock Timing	26
Expansion Port Timing	27
Device Configuration Interface Timing	28
LED Timing	28
MLT-3 Timing	
PECL Timing	
System Timing Information	31
Start of Packet Timing	
Collision Timing - Single Chip Collisions	
Collision Timing - Multiple Chip Collisions	
PHYSICAL DIMENSIONS	36

PIN DESIGNATIONS Listed by Pin Number

Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name
1	NC	26	DV _{DD}	51	DVSS	76	SDI[1]+
2	NC	27	FEFI	52	DAT[2]	77	TX/ PECLTX[1]-
3	NC	28	DV _{SS}	53	DAT[3]	78	AV _{DD}
4	DV _{SS}	29	PORT0FX	54	DAT[4]	79	TX/ PECLTX[1]+
5	NC	30	DV _{SS}	55	REQ	80	RX/ PECLRX[2]-
6	DV _{SS}	31	DV _{SS}	56	ACT	81	AV _{SS}
7	NC	32	DV _{SS}	57	COL	82	RX/ PECLRX[2]+
8	DV _{SS}	33	DV _{SS}	58	EXP_DEL	83	SDI[2]-
9	DV _{SS}	34	DV _{SS}	59	DISMLT3	84	SDI[2]+
10	DV _{SS}	35	DV _{SS}	60	DISSCR	85	TX/ PECLTX[2]-
11	DV _{SS}	36	DV _{SS}	61	IREF	86	AV _{DD}
12	DV _{SS}	37	DV _{SS}	62	AV _{DD}	87	TX/ PECLTX[2]+
13	DV _{SS}	38	DV _{SS}	63	AV _{SS}	88	RX/ PECLRX[3]-
14	DV _{SS}	39	DV _{SS}	64	RX/ PECLRX[0]-	89	AV _{SS}
15	DV _{DD}	40	DV _{SS}	65	AV _{SS}	90	RX/ PECLRX[3]+
16	NC	41	DV _{SS}	66	RX/ PECLRX[0]+	91	SDI[3]-
17	REF	42	DV _{SS}	67	SDI[0]-	92	SDI[3]+
18	DV _{SS}	43	CLK	68	SDI[0]+	93	TX/ PECLTX[3]-
19	LCOL	44	DV _{DD}	69	TX/ PECLTX[0]-	94	AV _{DD}
20	LACT	45	RST	70	AV _{DD}	95	TX/ PECLTX[3]+
21	LCLK	46	DV _{SS}	71	TX/ PECLTX[0]+	96	DV _{DD}
22	NC	47	EBDIR	72	RX/ PECLRX[1]-	97	DV _{SS}
23	INKCRS	48	ECLK	73	AV _{SS}	98	DV _{SS}
24	LPAR	49	DAT[0]	74	RX/ PECLRX[1]+	99	NC
25	NC	50	DAT[1]	75	SDI[1]-	100	DV _{SS}

Note: NC pins must be left floating. Do not tie to V_{CC} or ground.

PIN DESCRIPTIONS 100BASE-TX/FX Ports

TX[3:0]/PECLTX[3:0]± Transmit Data Differential Output

These pins are differential drivers that transmit either MLT-3 or PECL-level signals. When configured for MLT-3 operation, the differential outputs are compliant with IEEE 802.3 Section 25 and connect directly with external isolation transformers and common-mode chokes. When set for PECL operation, the outputs are intended to be fed directly to fiber transmitters.

The transmit mode is selected by biasing SDI± and properly setting the DISMLT3, DISSCR, and PORT0FX pins. When DISMLT3, DISSCR, and PORT0FX are tied HIGH, all four device ports transmit MLT-3 signals suitable for 100BASE-TX operation. For fiber optic media, PECL-level NRZI signals are output by all four ports when DISMLT3 and DISSCR are tied LOW.

PORTOFX is used to selectively configure port 0 for 100BASE-FX operation. When DISSCR and DISMLT3 are tied HIGH and PORTOFX is tied LOW, the output from port 0 can be tied to a fiber transmitter. At the same time, ports 1-3 will transmit MLT-3 signals for 100BASE-TX operation.

RX[3:0]/PECLRX[3:0]± Receive Data Differential Input

These pins are differential inputs that receive either MLT-3 or PECL-level signals. When configured for MLT-3 operation, the differential inputs connect directly with external isolation transformers and common-mode chokes. When set for PECL operation, the inputs connect directly with fiber receivers.

The receive mode is selected by biasing SDI± and properly setting the DISMLT3, DISSCR, and PORT0FX pins. When DISMLT3, DISSCR, and PORT0FX are tied HIGH, all four ports receive MLT-3 signals suitable for 100BASE-TX operation. For fiber optic media, all four ports receive PECL-level NRZI data signals when DISMLT3 and DISSCR are tied LOW.

PORTOFX is used to selectively configure port 0 for 100BASE-FX operation. When DISSCR and DISMLT3 are tied HIGH and PORTOFX is tied LOW, port 0 input can be tied to a fiber transmitter. At the same time, ports 1-3 will receive MLT-3 signals for 100BASE-TX operation.

SDI[3:0]± Signal Detect PECL Input

The SDI differential pair input is driven by a fiber transceiver module to indicate whether the received optical

signal is above the required threshold. There is one SDI pair per port.

When a port is configured for MLT-3 operation, SDI+ and SDI- must be tied to ${\rm AV}_{\rm SS}$. No pull-down resistor is required.

Table 1. SDI[3:0]± Settings for Transceiver Operation

SDI[x]+	SDI[x]-	Port Mode
AV _{SS}	AV _{SS}	MLT-3 Mode
AV _{SS}	PECL Bias	Invalid Setting
PECL Bias	AV_SS	Invalid Setting
PECL Bias	PECL Bias	PECL Mode

Expansion Port

DAT[4:0]

Expansion Port Data Input/Output/High Impedance

DAT[4:0] carries 4B/5B encoded data and status information. The IMR100 device drives DAT[4:0] when both REQ and ACT pins are asserted. DAT[4:0] is an input when only ACT is asserted. If REQ and ACT are not asserted or COL is asserted, DAT[4:0] is in a high impedance state.

Table 2 defines DAT[4:0] content. DAT[4:0] must always be terminated to V_{CC} with a 1-k Ω resistor.

Table 2. Expansion Port Data Bus

DAT[4:0]	Data	
11111	ldle	
00000	Jam	
00100	Symbol Error	
00010	Bit Rate Error	
00001	False Carrier	
4B/5B Code for 0 to F	Data 0 - F Hex	
4B/5B Code for JK	JK Header	

ECLK Expansion Port Clock Input/Output

Data transitions on DAT[4:0] are synchronized to this clock. ECLK is a 25-MHz output clock when DAT[4:0] is transmitting and a 25-MHz clock input when DAT[4:0] is receiving. ECLK must always be terminated to ground with a 1-k Ω resistor.

REQ

Request

Output, Active LOW

REQ is driven LOW when the IMR100 device senses activity. An IMR100 device is defined as ACTIVE when it has one or more ports receiving data or experiencing collisions, or when it is still transmitting data from the internal FIFO. The assertion of this signal signifies that the IMR100 device requires the DAT[4:0] lines to transfer data, collision status information, or error status information to other IMR100 devices.

ACT

Activity

Input, Active LOW

ACT is an input signal driven by an external arbiter. Assertion of ACT indicates that at least one IMR100 device is trying to control the Expansion Port (REQ is asserted).

Note: If the expansion port is not used, ACT must be connected directly to REQ.

COL

Collision

Input, Active LOW

COL is an input signal driven by an external arbiter. Assertion of COL indicates that more than one device has REQ true. When COL is asserted, DAT[4:0] enters a high impedance state and a JAM pattern is transmitted on the TX ports.

EBDIR

External Buffer Direction Control Output

EBDIR is used to control the direction of external buffers on the Expansion Port. EBDIR is driven LOW when the device is driving DAT[4:0]. This is useful when the expansion port is routed off the board such as in stackable systems. When not driving the expansion port, the IMR100 expansion port drives EBDIR HIGH.

LED Interface

LNKCRS

Port Link/Carrier Sense Status

Output

<u>LNKCRS</u> outputs a serial bit stream indicating link status and carrier sense status for each port. <u>LNKCRS</u> is clocked by LCLK.

LPAR

Port Partition Status

Output

LPAR outputs a serial bit stream indicating the partition status for each device port. Included in the bit stream is a designated bit that is set to "1" when an ALERT condition is detected. An ALERT condition is indicated when at least one of two conditions has occurred: (1) a device port has been partitioned during the previous

250-ms sampling period, or (2) network utilization was measured at 80 percent or greater during each of the previous four 250-ms sampling periods.

LPAR is clocked by LCLK.

LACT

Global Carrier Activity

Output

LACT outputs an 8-bit serial stream indicating the amount of collision domain traffic. The number of consecutive LOW bits indicates the amount of activity. Activity is represented as a percentage of the total possible activity during the 250-ms sampling period. Refer to the *LED Support* section.

LCOL

Global Collision

Output

LCOL outputs an 8-bit serial stream indicating the frequency of collisions experienced in the collision domain. The number of consecutive LOW bits indicates the percentage of total possible collisions that were experienced during the previous 250-ms sampling period. Refer to the *LED Support* section.

LCLK

LED Clock

Output

LCLK is the timing reference for the LED serial bit stream signals. It is a 12.5-MHz clock that operates in continuous bursts of 8 cycles. Each burst is separated by 250 ms.

Miscellaneous Signals

RST

Reset

Input, Active LOW

Assertion of \overline{RST} clears the internal logic and resets all of the internal state machines. \overline{RST} must be held LOW for at least 250 ms.

CLK

Clock

Input

CLK is the master clock signal for the IMR100 and must be a 25-MHz square wave.

DISSCR

Disable Scrambler Input, Active LOW

When DISSCR is LOW, the scrambling and descrambling circuits are disabled on all four ports. DISSCR is sampled at the rising edge of RST.

DISMLT3 Disable MLT-3 Input, Active LOW

When DISMLT3 is LOW, the MLT-3 circuitry is disabled on all four ports and the TX drivers drive NRZI data signals. DISMLT3 is sampled at the rising edge of RST.

FEFI

Far End Fault Indication Enable Input, Active LOW

FEFI enables the far end fault capabilities of the IMR100 device. When asserted, any port detecting a signal loss will generate an error signal on the media as defined in IEEE 802.3u Section 24.3.2.1. FEFI is sampled at the rising edge of RST.

EXP_DEL Expansion Port Delay Input

EXP_DEL sets the internal delay of the IMR100 device to compensate for the delay of the external circuitry on the expansion port. EXP_DEL should be tied LOW when the total expansion port delay is less than one clock cycle (40 ns). EXP_DEL should be tied HIGH when the total expansion port delay is greater than one clock cycle, but less than two clock cycles (80 ns). The total expansion port delay should be calculated as the sum of buffer, arbitration, and propagation delays. EXP_DEL is sampled at the rising edge of RST.

Adjustment of internal delays is necessary to ensure compliance with IEEE 802.3u timing requirements (Section 27.3.1.4.4).

IREF

Current Reference

Input

IREF establishes the current reference for the IMR100 device. It must be tied to V_{DD} via a 13-k Ω resistor with a 1 percent tolerance.

PORTOFX Port 0 Select Input, Active LOW

PORTOFX is used to configure port 0 for fiber operation. When PORTOFX is pulled LOW, port 0 transmits and receives PECL-level signals, disables scrambling/ descrambling, and enables the SDI± differential signal detect inputs. Thus, port 0 is placed in fiber mode regardless of the state of the DISSCR and DISMLT3 pins. PORTOFX is sampled at the rising edge of RST.

REF

Voltage Reference

Input

REF establishes the voltage reference for the IMR100 device. It must be tied to V_{DD} via a 1k- Ω resistor with 5 percent tolerance.

Power Supply

DV_{DD}

Digital Power Pin

These pins supply +5 V power for digital portions of the IMR100 circuitry.

DVSS

Digital Ground Pin

These pins provide the ground reference for the digital portions of the IMR100 circuitry.

AV_{DD}

Analog Power Pin

These pins supply +5 V power for analog portions of the IMR100 circuitry.

AV_{SS}

Analog Ground Pin

These pins provide the ground reference for the analog portions of the IMR100 circuitry.

FUNCTIONAL DESCRIPTION

Overview

The Am79C730 IMR100 device is a single-chip, four port repeater that is ideally suited for unmanaged 100BASE-TX hubs. All four ports include the entire physical layer for 100BASE-TX, including MLT-3 functionality. In addition, user-configurable modes are provided which enable the IMR100 device to connect with external fiber transceivers to support 100BASE-FX applications.

When configured for 100BASE-TX operation, the IMR100 repeater is compatible with IEEE 802.3u Sections 24 and 25. The IMR100 device can be configured for 100BASE-FX operation on either one port or across all four repeater ports. For fiber applications, the selected IMR100 ports will transmit and receive PECL-level NRZI data signals.

An asynchronous expansion port is provided that allows multiple IMR100 devices to be connected together to form larger repeater systems. Properly designed systems using the IMR100 expansion port will meet IEEE Class II timing requirements. Comprehensive LED support is provided for multiple per port and global attributes.

Basic Repeater Functionality

The IMR100 device implements the basic repeater functions as defined in Section 27 of IEEE 802.3, *Repeater for 100 Mbps Baseband Networks*.

Repeater Function

If a single network port of a repeater system senses the start of a valid packet on its receive lines, the IMR100 device will retransmit the received data to all other enabled network ports (except when contention exists among any of the ports or when the receive port is partitioned). The repeated data will also be presented on DAT[4:0] of the expansion port to facilitate designs utilizing multiple IMR100 devices.

Signal Regeneration

When retransmitting a packet, the IMR100 device ensures that the outgoing packet complies with the IEEE 802.3 specification in terms of preamble structure and timing characteristics for 100BASE-TX operation. The IMR100 repeater removes any receive jitter from incoming packets.

Data Frame Forwarding

Packets received by any port connected to the repeater state machine are forwarded to all the ports.

Partition Functional Requirements

The IMR100 device prevents the carrier activity of a faulty segment from propagating through the network. It accomplishes this by counting the number of consecutive collisions experienced on each port. This

collision count is incremented on each transmission that suffers a collision and is reset upon successful transmission. If this collision count exceeds the value CCLIMIT (=63), the port will be partitioned.

When a partition condition is detected, the port in question will:

- 1. Stop receiving incoming packets.
- 2. Continue to send repeated packets.
- 3. Continue to monitor port activity.

The IMR100 device will reset the partition function when one of the following occurs:

- 1. Power-up or reset.
- Detection of valid port activity that exceeds 450 to 560 bit times.
- 3. Exit from Link Fail.

Receive Jabber Functional Requirements

The IMR100 device can detect illegally long data streams and prevent disruption of the network. If the data stream is longer than 45,000 to 75,000 bit times, the IMR100 will shut off the port receiving jabber.

Port functionality will be restored when one of the following occurs:

- 1. Power up or reset
- 2. Carrier is no longer detected

Link Monitoring

The Link Monitor of the IMR100 device is responsible for determining whether the receive channel is providing reliable data. This takes advantage of the continuous signal detection of the Physical Medium Dependent (MLT-3) sublayer. The link is deemed reliable when the quality and level of the receive signal has been continuously satisfactory for a minimum of 330 μ sec and maximum of 1000 μ s.

The implementation of link monitoring in the IMR100 is compliant with IEEE 802.3 Clause 24.

Carrier Integrity Monitor

The IMR100 device implements the Carrier Integrity Monitor (CIM) function for all ports. When a false carrier is detected, the repeater forces a JAM signal to all other ports. If the false carrier event reaches the 450 to 500 bit time boundary, the port is isolated (disabled). In addition, the port is isolated when two consecutive false carrier events are detected.

The affected port is re-enabled when at least one of the following conditions occur:

- 1. The port is idle for more than 33,333 bit times +25%
- 2. The port has a valid carrier that exceeds 450 to 500 bit times.

Detailed Functions

Port Interfaces

IMR100 repeater ports can support either 100BASE-TX or 100BASE-FX operation. Port operation is selected by properly configuring DISSCR, DISMLT3, PORT0FX, and SDI± pins. The IMR100 can be hardware-configured to support the following options:

- All four ports transmit and receive MLT-3 signals for 100BASE-TX compatibility.
- All four ports transmit and receive PECL-level signals with stream cipher scrambling/descrambling disabled for connection to fiber transceivers.
- Port 0 transmits and receives PECL-level signals for fiber operation, and ports 1-3 transmit and receive MLT-3 signals for 100BASE-TX operation. This option is useful when 100BASE-TX operation is desired on the majority ports, but a single fiber uplink is required.

Configuration requirements are described in detail below.

Port Configuration

IMR100 repeater ports can support either 100BASE-TX or 100BASE-FX operation. 100BASE-TX operation requires that the IMR100 device transmit and receive MLT-3 signals with stream cipher scrambling/descrambling enabled. 100BASE-FX operation, however, requires the disabling of both the MLT-3 signaling and the scrambling/descrambling functionality.

MLT-3 signaling and scrambling/descrambling can be disabled via hardware by asserting DISMLT3 and DISSCR, respectively. When each pin is tied low, both MLT-3 and scrambling/descrambling are disabled on all four ports. In this configuration, each port transmits and receives PECL-level NRZI data, which is a requirement to connect with fiber transceivers.

Some applications will require 100BASE-TX operation on three IMR100 ports and 100BASE-FX operation on a single port. An example of this is a single fiber port on a TX hub. This configuration mode is supported by the PORT0FX pin. When PORT0FX is asserted, MLT-3 signaling and scrambling/descrambling functions are disabled on Port 0 regardless of the settings of DISSCR and DISMLT3. An external fiber transceiver can then be attached to the PECL-level NRZI data signal of Port 0 to support 100BASE-FX operation. (Refer to the *Connection to Fiber Transceivers* section for proper biasing of the SDI± pins.) Assertion of PORT0FX does not disable MLT-3 signaling or scrambling/descrambling for ports 1-3. These three ports can be used for 100BASE-TX operation.

A summary of the proper pin settings for each mode of operation is shown in Table 3.

Table 3. Port Configuration

Operation	DISSCR	DISMLT3	PORT0FX
All ports 100BASE-TX	HIGH	HIGH	HIGH
100BASE-FX on port 0 and 100BASE-TX on ports 1-3	HIGH	HIGH	LOW
All ports 100BASE-FX	LOW	LOW	Х
Invalid Configuration	HIGH	LOW	Х
Invalid Configuration	LOW	HIGH	Х

Note: Any port that is configured for MLT-3 signaling must have the SDI+ and SDI- pins pulled directly to analog ground.

MLT-3 Operation

When properly configured for MLT-3 operation, IMR100 driver outputs are compliant with IEEE 802.3 Section 25 specifications.

MLT-3 is a tri-level signaling scheme with all transitions between 0 V and +1 V or 0 V and -1 V. A transition in the MLT-3 signal during a clock cycle represents a data value of "1". A lack of transition in the MLT-3 signal represents a data value of "0". The stream cipher scrambling portion of the 100BASE-TX physical layer standard (integrated into the IMR100 device) ensures an adequate number of transitions in the data stream. An example of MLT-3 signaling is shown in Figure 1.




Figure 1. MLT-3 Waveform

The benefit of MLT-3 is that it reduces the fundamental frequency of the transmitted data which improves electromagnetic compliance (EMC) performance. MLT-3 reduces the 125 Mbps data rate of 100BASE-TX to a maximum line frequency of 31.25 MHz. A reduction in line frequency allows 100BASE-TX products to more easily pass regulatory EMC limits, such as FCC and CISPR. MLT-3 signal requirements are described in detail in ANSI X.3.263:1995 TP-PMD Revision 2.1 (1994).

Refer to the *Connection to Twisted Pair Media* section for the necessary terminations for MLT-3 operation using the IMR100 device.

The MLT-3 circuitry of the IMR100 includes protection against baseline wander, which is a DC bias effect generated by certain data patterns. The IMR100 receiver can tolerate a DC bias shift up to the full peak value of the signal without experiencing data loss.

PECL Operation

When the IMR100 drivers are configured for PECL operation, the IMR100 ports can be connected directly to fiber transceivers to support 100BASE-FX operation. (See *Connection to Fiber Transceivers* section). In PECL mode, device ports transmit and receive non-return to zero inverted (NRZI) data at AV_{DD} -1.475 V (logic LOW) and AV_{DD} -0.88 V (logic HIGH) at a data rate of 100 MBaud.

Expansion Port

The expansion port can be used to connect multiple IMR100 devices together to increase the number of ports in a single repeater system. Multiple IMR100 devices can be used in single-board applications, or in stackable or chassis-based systems. The expansion port signaling includes a 5-bit data bus (DAT[4:0]) and the following control signals: ECLK, REQ, ACT, and COL. In addition to carrying 4B/5B encoded data, DAT[4:0] indicates various error and status conditions as shown in Table 4.

DAT[4:0] is transmitted synchronously to ECLK. All other expansion port signals operate asynchronously to ECLK. Timing diagrams illustrating the operation of the IMR100 expansion port signals are included in the *Switching Waveforms* section.

The IMR100 device requires external arbitration when using the expansion port. The arbiter allows only one IMR100 device to control the expansion port. If more than one device attempts to take control, the arbiter terminates all access and signals a collision condition.

Table 4. DAT[4:0]

DAT[4:0]	Data
11111	ldle
00000	JAM
00100	Symbol Error
00010	Bit Rate Error
00001	False Carrier
4B/5B Code for 0 to F	Data 0 - F Hex
4B/5B Code for JK	JK Header

REQ is an output that is asserted when an IMR100 device is receiving incoming data and wishes to control the expansion port. ACT is an input that is driven by an external arbiter. The arbiter should assert ACT when at least one IMR100 device in the system is requesting control of the expansion port (REQ is LOW). If multiple IMR100 devices are asserting REQ, the arbiter should assert COL to indicate that a collision condition exists.

When an active IMR100 device (REQ asserted) receives a LOW ACT signal and a HIGH COL signal from the arbiter it drives the expansion port. When an active IMR100 device receives a LOW COL signal it indicates a JAM condition on DAT[4:0].

To aid in the design of stackable systems, the expansion port provides a direction control signal for external buffers. EBDIR is a TTL output and is driven LOW when DAT[4:0] is driving the bus. When not driving the expansion port, the IMR100 expansion port drives EBDIR HIGH. (See Figure 2).

The expansion port is always monitored by the IMR100 device. If the IMR100 expansion port is not utilized, the following connections must be made:

- 1. ACT must be directly connected to REQ.
- 2. DAT[4:0] should be tied to DV_{DD} via 1-k Ω resistors. \overline{COL} must be tied directly to DV_{DD} .
- 3. ECLK should be tied LOW via a 1-k Ω resistor.

In a typical single-board application, six IMR100 devices can be connected together without the use of external buffers. (See Figure 3). The total number of IMR100 devices that can be used in a more complex architecture will depend on the drive capability, system timing limitations, and system design.

The total delay on the expansion port must be calculated in order to properly set the EXP_DEL pin. Proper setting of the EXP_DEL pin will ensure that an IMR100-based system complies with IEEE timing requirements. Refer to the *Internal Delay Adjustments* section.




Figure 2. Expansion Port Signals with the Edges of EBDIR Highlighted




Figure 3. Expansion Port Connection

Internal Delay Adjustments

IEEE 802.3u Section 27.3.1.4.4 specifies timing requirements that 100Mbps hubs must meet in order to claim compliance.

The EXP_DEL pin must be properly configured for an IMR100-based hub to meet the SOP ≥ EOJ timing requirement. Proper configuration is based on the expansion port delay and is shown in Table 5.

Table 5. Recommended EXP_DEL Configuration

Total Expansion Port Delay	Pin Setting
Less than 40 nsec	LOW
Greater than 40 nsec but less than 80 nsec	HIGH

Total expansion port delay consists of arbitration, buffer, and propagation delays. To meet Class II timing requirements, IMR100-based systems must have a total expansion port delay of less than or equal to 40 ns. Class I systems can be designed with expansion port delays of 40 to 80 ns. The IMR100 device is not designed to support expansion port delays greater than 80 ns.

Reset Operation

The RESET pin must be held low for a minimum of 1.2 mS. During reset all inputs are ignored, all active high outputs are LOW, and all active low outputs are HIGH. Additionally, the device is configured on the rising edge of RESET as follows:

- MLT-3 enable/disable
- Scrambler and descrambler enable/disable
- Far End Fault Indication enable/disable
- Port 0 (fiber or MLT-3) enable/disable

Far End Fault Generation and Detection

Far End Fault Indication (FEFI) can be set with the IMR100 device by setting FEFI at the rising edge of RST. When FEFI is asserted, any port that senses a receive error (loss of signal or below threshold signal level) will transmit a far end fault indication as defined in IEEE 802.3u Section 24.3.2.1. This FEFI signal will indicate to the far end transceiver that a media fault condition exists. Any IMR100 port that receives a FEFI signal will enter a link fail state and start transmitting idles.

The Far End Fault Indiction signal is made up of three or more repeating cycles. Each cycle is composed of 84 consecutive ones followed by a single zero.

LED Support

Overview

The IMR100 device provides per port LED indications for link status, receive activity (carrier sense), and partition status. Global (collision domain) indications are given for network utilization and collision frequency. Network utilization and collision frequency are ratebased indications and can be used to drive bar graph displays. In addition, the IMR100 includes an Alert LED indication that is enabled during high network utilization or the partitioning of a local port.

The IMR100 LED control circuitry monitors activity and drives the LED outputs based on approximately 250 ms sampling period. For each 250 ms sampling period, the IMR100 device outputs four 8-bit serial streams (LPAR, LNKCRS, LCOL, and LACT) clocked by LCLK. LCLK is a 12.5 MHz clock that operates in bursts of 8 cycles. Data is output in bursts approximately every 250 ms and can be latched with external shift registers to drive status displays. The clock is automatically stopped until the beginning of the next 8-bit burst as shown in Figure 4.




Figure 4. LED Status Driver Waveform

Per Port LED Attributes

ENKCRS and EPAR output pins are used to indicate per port LED status information. Designated bits in the 8-bit serial stream output on the EPAR pin indicate the partition status of a particular port during the previous 250 ms sampling period (example: P0 indicates the partition status of port 0). If a particular port has been partitioned, the corresponding bit will be set to "1," turning the LED off.

The 8-bit serial stream output on LNKCRS indicates both link status and receive activity (carrier sense) for all four ports. Each bit indicates either link status or receive activity for a designated port. If a bit has been set to "1" by the IMR100 device, the corresponding port has a valid link signal or receive activity has been detected on that port.

The IMR100 LED outputs can be connected directly to a shift register as shown in Figure 5. The state of the shift register is frozen after the last bit in the burst, with the shift register indicating the state of the previous sampling period.

Alert LED Status Indication

An alert condition is indicated by the first bit in the LPAR serial bit stream. This alert bit can be used to warn of anomalous network behavior. The ALRT bit is set to "1" if at least one of the following two conditions occur:

- Any local port was partitioned during the last 250 ms sampling period
- 2. Network utilization was 80 percent or greater during each of the previous four 250 ms sampling periods.

Global LED Attributes

Pins LACT and LCOL can be used to drive rate-based displays indicating receive activity and collision activity, respectively. Each output consists of an 8-bit value that can be fed to a shift register to drive a rate-based display, such as a bar graph. The 8-bit bursts are based on 250 ms sampling periods. LCLK is automatically stopped between 8-bit bursts.




Figure 5. Bar Graph LED Driver Waveform

The output on LACT indicates the amount of receive activity during the previous 250 ms sampling period. Similarly, the output on LCOL indicates the amount of collisions during the previous 250 ms sampling period. The correlation between the 8-bit value and the amount of receive activity or collisions is shown in Table 6.

The output on LACT and LCOL can be connected directly to an external shift register as shown in Figure 12.

Bit 7 of LCOL is the global collision bit, GLB. It indicates whether or not a collision occurred during the last 250-ms sampling period. It can be implemented through an external register gate if collision rate status is not needed.

Table 6. Collision Rate and Activity

21171B-9

% of Maximum Occurrence of Collision	% of Maximum Activity	Number of LEDs Lit
1	1	1
2	2	2
4	4	3
8	8	4
16	16	5
33	33	6
66	66	7
	80	8

SYSTEM LEVEL CONSIDERATIONS IEEE Timing Requirements

End of JAM is referred to as EOJ. Section 27 uses these parameters to define a repeater as either Class I or Class II. A Class I repeater has delays such that a single repeater can be placed between any two DTEs. A Class II repeater allows two repeaters to be placed between any two DTEs. The official definition is given in Table 7.

Table 7. Repeater Classes Relating to TX and FX

Class I Repeater	Class II Repeater With All Ports TX
SOP + SOJ ≤140 BT	SOP ≤ 46 BT, SOJ ≤ 46BT
SOP ≥ EOJ	SOP ≥ EOJ

Notes:

- Start of Packet is referred to as SOP. Start of JAM is referred to SOJ.
- 2. BT = Bit Time.

The goal of the IMR100 is to enable the IMR100-system to meet Class II requirements. A properly designed system with multiple IMR100 devices (connected together by the expansion port) will meet Class II requirements, if the delay of the expansion port's arbitration circuitry is less than 40 ns. If the delay of the arbitration circuitry is between 40 ns and 80 ns, the system can meet Class I requirements. The IMR100 device is not designed to work with arbitration circuitry with delay greater than 80 ns.

Board Layout Recommendations

The Am79C730 device has digital and analog power pins. It is recommended that the designer use separate digital and analog power planes. The planes should meet at a point near the power source on the board.

Although separate power planes present the optimum solution, it is possible to design a working system with a single power plane and a single ground plane. A separate ground plane must be placed under the RJ45 connectors (Figure 6) to prevent cross talk problems.

When separate planes are used the following recommendations are made:


- The digital and analog planes should be connected at the power source as shown in Figure 6.
- Digital signals should only be run over the digital plane and analog signals over the analog plane. If it is necessary to run a signal over both the analog

- and digital plane, the power planes should be bridged as shown in Figure 7.
- The void (area between the digital plane and the analog plane) should be under pin 59 (some overlap to pins 60 and 58) and pin 97 (some overlap to pins 96 and 100). Care should be taken to ensure that pin 96 is not over the analog plane.
- Since there is no internal connection between the analog power lines and the digital power lines, a bridge should be provided between the planes near the IMR100 device. A ferrite bead is recommended.

In all cases, the following recommendations are made:


- Do not run signal traces through areas not covered by power planes.
- Keep clock lines as short as possible. To ensure this, lay out the clock signal traces before laying out any other signal traces.
- In stackable systems, the cable for the Expansion Port should include sufficient ground lines, which should be interlaced with signal lines.

Figure 8 shows the recommended decoupling capacitor placement. They should be surface-mount 0.01- μ F capacitors. The capacitors must be placed as close as possible to the pins.



21171B-10

Figure 6. Layout Recommendation for the IMR100



Connection to Twisted Pair Media

The pin locations on the IMR100 are optimized for straight across wiring to the RJ45 connectors. That is, it is not necessary to cross the traces on different layers of the board. Halo, Pulse, and Valor provide isolation transformers with the optimized configuration. Figure 9 illustrates the recommended wiring of the TX ports. Proper termination consists of a 100- Ω resistor and a 1:1 isolation transformer with common-mode chokes. External filters are not required.

Figure 7. Bridge between Analog and Digital





Figure 8. Recommended Decoupling for the IMR100



21171B-13

Figure 9. TX Port Wiring Diagram

Connection to Fiber Transceivers

The IMR100 device is designed to interoperate with standard fiber optic data links (ODLs) to support 100BASE-FX repeater applications. When used in such an application, the IMR100 device's transmit and receive pairs must be configured properly.

When configuring the device for FX operation on all four ports, follow these setting options:

- The transmit and receive pins need to be set for PECL mode. This is done by properly biasing those signal pins at 3 V with the resistor network shown in Figure 10.
- 2. The DISMLT3 pin must be tied LOW to enable the reception and transmission of PECL type signals.
- 3. The DISSCR pin must be tied LOW to disable the scrambler/descrambler function.

Note: All 3 configuration conditions must be met for proper IMR100 fiber operation on all four ports.

When configuring the device for FX operation on Port 0 *only*, follow these setting options:

- Port 0 transmit and receive pins need to be set for PECL mode. This is done by properly biasing those signal pins at 3 V with the resistor network shown in Figure 10.
- 2. The PORTOFX pin must be tied LOW to enable PECL operation on Port 0. (When PORTOFX is pulled LOW, Port 0 transmits and receives PECLlevel signals, disables scrambling/descrambling, and enables the SDI± differential signal detect inputs. Thus, Port 0 is placed in fiber mode regardless of the state of the DISSCR and DISMLT3 pins.)

Note: Both configuration conditions must be met for proper IMR100 fiber operation on Port 0 only.




Figure 10. FX Connection


Expansion Port Arbitration

The external arbiter can be a simple PAL device, such as a PALCE16V8. It is programmed so that when at least one REQ is true, ACT is true and when more than one REQ is true, COL is true. The recommended equations for ACT and COL are

Note: These equations are not optimized.

LED Implementation Examples

Although information on Link status and Partition status is contained in two different 8-bit serial streams, a single shift register can be used to drive LEDs that will display status indications for both attributes. Configuration examples are illustrated in Figures 11, 12, and 13.



21171B-15

Figure 11. Example: LED Connections Illustrating LNKCRS

21171B-16




Figure 12. Example: LED Circuit for Activity




Figure 13. Example: LED Connection with Link and Partition

ABSOLUTE MAXIMUM RATINGS

Storage Temperature:.....-65°C to +150°C

Ambient Temperature Under Bias: 0°C to +70°C

Supply Voltage to

AV_{SS} or DV_{SS} (AV_{DD}, DV_{DD}):-0.3 V to +6.0 V

DC Voltage applied to
any Pin Referenced to V_{SS}:-0.5 V to V_{CC} + 0.5 V

Stresses above those listed under Absolute Maximum

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

OPERATING RANGES

DC CHARACTERISTICS

Digital I/O


Symbol	Parameter Description	Test Conditions	Min	Max	Unit
V _{IL}	Input Low Voltage	$DV_{SS} = 0.0V$	-0.5	0.8	٧
V _{IH}	Input High Voltage	$DV_{SS} = 0.0V$	2.0	V _{DD} + 0.5	V
V _{OL}	Output Low Voltage	I _{OL} = 4 mA	-	0.4	٧
V _{OH}	Output High Voltage	l _{OH} = -0.4 mA	2.4	-	V
l _{oz}	Output Leakage Current (Note 1)	0.4 V < V _{OUT} < DV _{DD}	-10	10	μΑ
I _{IL}	Input Leakage Current	$DV_{SS} < V_{IN} < DV_{DD}$		10	μΑ

Analog I/O - MLT-3 Mode

Symbol	Parameter Description	Test Conditions	Min	Max	Unit
V _{TXD}	Differential Output Peak Voltage (Note 2)	VDD = Maximum	950	1050	mV
V _{SDA}	Input Differential Assert Threshold (See Figure 16)	VDD = Maximum		950	mV
V _{SDD}	Input Differential De-assert Threshold (See Figure 16)	VDD = Maximum	200		mV
I _{IX}	Input Leakage Current	0V < VIN < VDD	-10	10	μА

Notes:

- 1. I_{OZ} applies to all three-state output pins and bidirectional pins.
- 2. V_{TXD} is measured with a 100- Ω termination and a standard Ethernet transformer with a UTP-test load (100 Ω) across the secondary winding.



21171B-18

Figure 16. Receiver Differential Input

Analog I/O - PECL Mode

Symbol	Parameter Description	Test Conditions	Min	Max	Unit
V _{OHP}	Output HIGH Voltage	V _{DD} = Maximum PECL Test Load	V _{DD} -1.075	V _{DD} -0.830	V
V _{OLP}	Output LOW Voltage	V _{DD} = Maximum PECL Test Load	V _{DD} -1.860	V _{DD} -1.570	V
V _{SDD}	Input Voltage Differential	V _{DD} = Maximum	0.35	1.1	٧
V_{CM}	Input Common Mode Voltage	V _{DD} = Maximum	V _{DD} -2.0	V _{DD} -0.55	V
I _{LX}	Input Leakage Current	0V < VIN < VDD	-10	10	μА




Figure 17. PECL Test Load


Power Supply Current

Symbol	Parameter Description	Test Conditions	Min	Max	Unit
	Power Supply Current	V _{DD} = Maximum MLT-3 Mode	-	TBD	mA
DD	Power Supply Current	V _{DD} = Maximum PECL Mode	-	TBD	mA

Am79C730 25

21171B-19

KEY TO SWITCHING WAVEFORMS



KS000010-PAL

SWITCHING CHARACTERISTICS AND WAVEFORMS Clock Timing

Symbol	Parameter Description	Min	Max	Unit
t _{CLK}	CLK Period	39.996	40.004	ns
^t CLKH	CLK High Pulse Width	18	22	ns
t _{CLKL}	CLK Low Pulse Width	18	22	ns
t _{CLR}	Clock Rise Time (Note 1)		5	ns
t _{CLF}	Clock Fall Time (Note 1)		5	ns

Note:

1. Parameter not tested.




Figure 18. Clock Timing

→ t_{CLF}| | 21171B-20

Expansion Port Timing

Symbol	Parameter Description	Min	Max	Unit
t _{DEV}	DAT[4:0] Valid Before the Rising Edge of ECLK	17.5	ı	ns
t _{EDV}	DAT[4:0] Valid After the Rising Edge of ECLK	12.5	_	ns
tDES	DAT[4:0] Setup Time to the Rising Edge of ECLK	10	_	ns
t _{EDH}	DAT[4:0] Hold Time From the Rising Edge of ECLK	5	_	ns
t _{ERT}	ECLK Rise Time When DAT[4:0] is transmitting (Note 1)	-	6	ns
t _{EFT}	ECLK Fall Time When DAT[4:0] is transmitting (Note 1)	-	6	ns
t _{ERR}	ECLK Rise Time When DAT[4:0] is Receiving (Note 1)	-	6	ns
t _{EFR}	ECLK Fall Time When DAT[4:0] is Receiving (Note 1)	_	6	ns

Note:




Figure 19. Expansion Port Source Timing





Figure 20. Expansion Port Receive Timing

^{1.} Parameter not tested.

Device Configuration Interface Timing

Symbol	Parameter Description	Min	Max	Unit
t _{RST}	RST pulse width low	1.2	_	ms
t _{MRS}	Input setup time to the rising edge of RST for DISSCR, DISMLT3, PORT0FX, EXP_DEL, and FEFI	80	-	ns
t _{RMH}	Input hold time from the rising edge of RST for DISSCR, DISMLT3, PORT0FX, EXP_DEL, and FEFI	0	_	ns



21171B-23

21171B-24

Figure 21. Configuration Timing

LED Timing

Symbol	Parameter Description	Min	Max	Unit
t _{LCP}	LCLK Period	79	81	ns
t _{LCH}	LCLK HIGH	35	45	ns
t _{LCL}	LCLK LOW	35	45	ns
t _{LDCV}	Data Valid Before the Rising Edge of LCLK	25	_	ns
tLCDV	Data Valid After the Rising Edge of LCLK	25	_	ns




Figure 22. LED Control Signal

21171B-26

MLT-3 Timing

Symbol	Parameter Description	Min	Max	Unit
t _{TXR}	Rise Time of TXD Output Signal (Note 1)	3.0	5.0	ns
t _{TXF}	Fall Time of TXD Output Signal (Note 1)	3.0	5.0	ns
t _{TXRFS}	Rise and Fall Time Symmetry of TXD Output Signal (Note 1)	_	0.5	ns
t _{DCDJ}	Duty Cycle Distortion Jitter (Note 2)	_	± 2.5	ns
t _{TXJ}	Transmit Jitter	_	1.4	ns

Notes:

- 1. Parameter not tested.
- 2. Measured using data pattern 10101010.




Figure 23. TX± Rise and Fall Times





Figure 24. TX± Duty Cycle and Jitter

PECL Timing

Symbol	Parameter Description	Min	Max	Unit
t _{PRT}	Rise Time of PECLTX± (Note 1)	-	0.3	ns
t _{PFT}	Fall Time of PECLTX± (Note 1)	_	0.3	ns
t _{PRFST}	Rise and Fall Time Symmetry of PECLTX± (Note 1)	-200	200	ps
t _{SDISU}	SDI± Setup Time to Clock	7	-	ns
t _{SDIH}	SDI± Hold Time From Clock	5	_	ns
t _{PRR}	Rise Time of PECLRX±	_	2	ns
t _{PFR}	Fall Time of PECLRX±	_	2	ns

Note:

1. Parameter not tested.







Figure 25. PECL Rise and Fall Times



21171B-28

21171B-27

Figure 26. SDI± Input Parameters

System Timing Information

The following section gives timing information useful for assessing the system's operation as a Class I repeater or a Class II repeater.

Note: REQ, ACT, and COL are not synchronized to ECLK; therefore, no phase relationship is implied. Also, no phase relationship is implied between ECLK and RXD or ECLK and TXD.

Start of Packet Timing

Symbol	Parameter Description	Min	Max	Unit
t _{SOPJR}	First J Bit received by a TX Port to leading edge of REQ	90	142	ns
t _{SOPRA}	Allowed Delay of ACT after REQ (Note 1)	I	ΔΕ	ns
t _{SOPRD}	REQ TRUE to DAT Valid and EBDIR LOW (Note 1)	20 + ∆E	30 + ∆E	ns
t _{SOPRE}	REQ TRUE to First Falling Edge of ECLK (Notes 1, 2, and 3)	60 +∆E	70 + ΔE	ns
t _{SOPETX}	First Falling Edge of ECLK to First J Bit Transmitted by a TX Port (Notes 1, 2, and 3)	160	200	ns

Notes:

- 1. ΔE refers to the anticipated arbiter delay in bit times. ΔE can have one of two values: 40 or 80. The value of ΔE is based on the setting of the EXP_DEL pin. If EXP_DEL is LOW, ΔE is equal to 40. If EXP_DEL is HIGH, ΔE is equal to 80.
- 2. ECLK becomes active in the LOW state. Because ECLK should be tied LOW via an external resistor, this will not be seen o monitoring equipment.
- 3. DAT[4:0] is latched on the rising edge of ECLK. However, it is shifted into the synchronizer on the falling edge of ECLK. Thus, delays should be measured from the falling edge of ECLK.




Figure 27. Start of Packet

Am79C730 31

21171B-29

System Timing Information (Continued)

Collision Timing - Single Chip Collisions (Note 1)

Symbol	Parameter Description	Min	Max	Unit
t _{SOJRD}	REQ Valid to JAM Signal on DAT[4:0] (Notes 2 & 3)	ΔΕ	60 + ∆E	ns
t _{SOJRE}	REQ Valid to First Falling Edge of ECLK	20 + ∆E	100 + ∆E	ns
t _{SOJETX}	First Falling Edge of ECLK to JAM on all TX ports	80	160	ns
tsoud	First Bit of J on RX to JAM on DAT[4:0] (Note 4)	90	170	ns
tsoje	First Bit of J on RX to First Falling Edge of ECLK after JAM on DAT[4:0] (Note 4)	130	210	ns
^t EOJOPL	Only 1 Port Receiving to the First Bit of T Transmitting on that Port (One Port Left)	290	402	ns
t _{EOJTR}	First Bit of T to REQ HIGH	170	262	ns
t _{EOJTD}	First Bit of T to Idle on DAT[4:0]	130	222	ns
t _{EOJTE}	First Bit of T on RX to First Falling Edge of ECLK after Idle on DAT[4:0]	170	262	ns
t _{EOJET}	Falling Edge of ECLK after Idle on DAT[4:0] to First Bit of T on all TX Ports	120	160	ns

Notes:

- 1. Collision Timing when the active ports are on the same IMR100 device.
- 2. ΔE refers to the anticipated arbiter delay in bit times. ΔE can have one of two values: 40 or 80. The value of ΔE is based on the setting of the EXP_DEL pin. If EXP_DEL is LOW, ΔE is equal to 40. If EXP_DEL is HIGH, ΔE is equal to 80.
- 3. Collision results from multiple ports on the same IMR100 device simultaneously receiving the first bit of J.
- 4. Collision results from one or more ports on the same IMR100 device becoming active after another port on that IMR100 device has already been active.




Figure 28. Single Device Start of Jam - Both Ports Start Simultaneously

System Timing Information (Continued)




Figure 29. Single Device Start of JAM - One Port Starts after Arbitration




Figure 30. Single Device - One Port Left




Figure 31. Single Device - End of Jam

System Timing Information (Continued)

Collision Timing - Multiple Chip Collisions (Note 1)

Symbol	Parameter Description	Min	Max	Unit
t _{SOJRC}	Required Assertion of COL After REQ Asserted	_	ΔΕ	ns
tsoucu	COL to JAM Transmitted on all Ports	140	180	ns
tsoJCD	COL Asserted to DAT[4:0], ECLK, and EBDIR Asserted	_	20	ns
t _{EOJTR}	First T on RX to REQ Deasserted	130	182	ns
t _{EOJRC}	Required Deassertion of COL after REQ Deasserts	_	ΔΕ	ns
t _{EOJCTX}	COL Deasserted to First Bit of T Transmitted on all Ports	140	180	ns

Note:

1. Collision results from signals received on different IMR100 devices that are connected together via the Expansion Port.




Figure 32. Start of JAM - Multiple Devices

System Timing Information (Concluded)





Figure 33. End of Jam - Multiple Devices

PHYSICAL DIMENSIONS PQR100

Plastic Quad Flat Pack (measured in millimeters)



Trademarks

Copyright © 1997 Advanced Micro Devices, Inc. All rights reserved.

AMD, the AMD logo, and combinations thereof are trademarks of Advanced Micro Devices, Inc.

IMR100 is a trademark of Advanced Micro Devices, Inc.

Product names used in this publication are for identification purposes only and may be trademarks of their respective companies.