Am9128

2048x8 Static RAM

DISTINCTIVE CHARACTERISTICS

- Logic voltage levels compatible with TTL
- Three-state output buffers and common I/O
- ICC Max., as low as 100 mA


- tAA/tACS as low as 70 ns
- Power-Down mode (ISB as low as 15 mA)

GENERAL DESCRIPTION

The Am9128 is a 16,384-bit Static Random = Access Read-write Memory organized as 2048 words of 8 bits. It uses fully static circuitry, requiring no clocks or refresh to operate. Directly TTL-compatible inputs and outputs and operation from a single +5 V supply simplify system

designs. Common data I/O pins using three-state outputs are provided. The Am9128 is available in an industry-standard 24-pin DIP package with 0.6-inch pin row spacing. The Am9128 uses the JEDEC standard pinout for byte-wide memories (compatible to 16K EPROMs).

BLOCK DIAGRAM




PRODUCT SELECTOR GUIDE

Part Nu	Am9128-70	Am9128-90	Am9128-10	Am9128-12	Am9128-15	Am9128-20	
Maximum Access Time (ns)		70	90	100	120	150	200
Maximum Operat-	0 to 70°C	140	N/A	120	N/A	100	140
ing Current (mA)	-55° to 125°C	N/A	180	N/A	150	150	150
Maximum Standby	0° to 70°C	30	N/A	15	N/A	15	30
Current (mA)	-55° to 125°C	N/A	30	N/A	30	30	30

8077984 0000072 388

CONNECTION DIAGRAMS Top View

DIPs




CD000121

Note: Pin 1 is marked for orientation.

METALLIZATION AND PAD LAYOUT

Address Designators							
External	Internal						
A ₃	AX ₀						
A4	AX ₁						
A ₅	AX ₂						
A ₆	AX ₃						
A ₇	AX ₄						
A ₈	AX ₅						
A ₁₀	AX ₆						
Ao	AY ₀						
A ₁	AY ₁						
A ₂	AY ₂						
Ag	AY ₃						



DIE SIZE: 0.162" x 0.240"

8077984 0000073 214 🖿


Am9128

ORDERING INFORMATION

Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: a. Device Number

- b. Speed Option (if applicable)
- c. Package Type
- d. Temperature Range
- e. Optional Processing



Valid Combinations									
AM9128-70									
AM9128-10	PC, DC, DCB, DE.								
AM9128-15	DEB								
AM9128-20									

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult MSIS sales department to confirm availability of specific valid combinations, and to obtain additional data on MSIS's standard military grade products.

8077984 0000074 150 📟

4-82


Am9128

ORDERING INFORMATION

APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. The order number (Valid Combination) for APL products is formed by a combination of: a. Device Number

- b. Speed Option (if applicable)
- c. Device Class
- d. Package Type
- e. Lead Finish



Valid Combinations								
AM9128-90								
AM9128-12	T (DIA (DIC							
AM9128-15	/BJA, /BJC							
AM9128-20								

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult MSIS sales department to confirm availability of specific valid combinations, and to obtain additional data on MSIS's standard military grade products.

Group A Tests

Group A tests consist of Subgroups 1, 2, 3, 7, 8, 9, 10, 11

PIN DESCRIPTION

A₀ - A₁₀ Addresses (input)

The 10-bit field presented at the address inputs selects one of the 2048 memory locations to be read from — or written into — via the data lines.

I/O1-I/O8 Data In/Out Port (Input/Output)

If \overline{WE} is LOW, the data represented on the I/O lines can be written into the selected memory location. If \overline{WE} is HIGH, the I/O lines represent the data read from the selected memory location.

CE Chip Enable (Input, Active LOW)

Read and Write cycles can be executed only when $\overline{\text{CE}}$ is LOW.

WE Write Enable (Input, Active LOW)

Data is written into the memory if \overline{WE} is LOW and read from the memory if \overline{WE} is HIGH.

OE Output Enable (Input, Active LOW)

Read cycles can be executed only when $\overline{\text{OE}}$ is LOW.

8077984 0000075 097 ■

ABSOLUTE MAXIMUM RATINGS (Note 11)

Storage Temperature65 to +150°C Ambient Temperature with
Power Applied55 to +125°C
Supply Voltage0.5 V to +7.0 V
Signal Voltage with
Respect to Ground3.0 V to +7.0 V
Power Dissipation1.0 W
DC Output Current

*Maximum ratings are to be for system design reference, parameters given may not be 100% tested by AMD.

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

OPERATING RANGES (Note 3)

Commercial (C) Devices Ambient Temperature (T _A) 0 to +70°C Supply Voltage (V _{CC}) +4.5 V to +5.5 V
Military* (M) and Extended Commercial (E) Devices Case Temperature (T _A)55 to +125°C Supply Voltage (V _{CC})+4.5 V to +5.5 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over operating ranges unless otherwise specified (for APL Products, Group A, Subgroups 1, 2, 3 are tested unless otherwise noted) (Note 3)

Parameter	Parameter		Am9128-90 Am9128-10		Am9128-15		Am9128-70 Am9128-12 Am9128-20			
Symbol	Description	Test Conditions		Min.	Max.	Min.	Max.	Min.	Max.	Unit
Юн	Output HIGH Current	V _{OH} = 2.4 V	Vcc = 4.5 V	-2		-2		-2		mA
l _{OL}	Output LOW Current	V _{OL} = 0.4 V	VCC = 4.5 V	4		4		4		mA
V _{IH}	Input HIGH Voltage			2.0	V _{CC} +1.0	2.0	V _{CC} + 1.0	2.0	V _{CC} +1.0	٧
VIL	Input LOW Voltage			-0.5	0.8	-0.5	0.8	-0.5	0.8	٧
lix	Input Load Current	V _{SS} ≤ V ₁ ≤ V _{CC}			10		10		10	μΑ
ioz	Output Leakage Current	V _{SS} ≤ V _O ≤ V _{CC} Output Disabled			10		10		10	μΑ
CIN	Input Capacitance (Note 12)	Test Frequency = 1.0 MHz,			6		6		6	
C _{1/O}	Input/Output Capacitance (Note 12)	TA = 25°C, All pins at 0	V _{CC} = 5.0 V		7		7		7	pF
	V _{CC} Operating Supply	May Van CE CV	COM'L		120		100	140		
Icc	Current Supply	Max. V _{CC} , CE ≤ V _{IL} Outputs Open	MIL/E- COM'L		180		150	150		mA
	Automatic CE Power		COM'L		15		15	30		
ISB	Down Current	Max. V _{CC} , CE ≥ V _{IH}	MIL/E- COM'L		30		30	30		mA
	Peak Power On Current	Von = GND to Von May	COM'L		15		15	30		
l _{PO}	(Note 12)	V _{CC} = GND to V _{CC} Max. CE ≥ V _{IH} (Note 2)	MIL/E- COM'L		30		30	30		mA

Notes: 1. The internal write time of the memory is defined by the overlap of CE LOW and WE LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input setup and hold timing should be referenced to the rising edge of the signal that terminates the write.

- A pull up resistor to V_{CC} on the CE input is required during power up to keep the device deselected, otherwise I_{PO} will exceed values given.
 For test and correlation purposes, ambient temperature is defined as the "Instant-on" case temperature.
- At any given temperature and voltage condition, t_{HZ} is less than t_{LZ}.
 WE is HIGH for read cycle.

- Device is continuously selected, $\overline{CE} = V_{IL}$.
 Address valid prior to or coincident with \overline{CE} transition LOW.
 $\overline{OE} = V_{IL}$.

C_L = 30 pF.

- Transition is measured from 1.5 V on the input to V_{OH} 500 mV and V_{OL}+ 500 mV on the outputs using the load shown in Switching Test Circuits. C_L = 5 pF.
- 11. The products described by this specification include internal circuitry designed to protect input devices from damaging accumulations of static charge. It is suggested, nevertheless, that conventional precautions be observed during storage, handling, and use to avoid exposure excessive voltages.
- 12. The parameter is guaranteed by characterization, but is not tested.

8077984 0000076 T23 📟

4-84

Am9128

SWITCHING CHARACTERISTICS over operating ranges unless otherwise specified (for APL Products, Group A, Subgroups 9, 10, 11 are tested unless otherwise noted.)

Am9128-70, -90, -10

	Ì			Am91	28-70	Am91	28-90	Am9128-10		
No.	Parameter Parameter No. Symbol Description			Min.	Max.	Min.	Max.	Min.	Max.	Unit
RE	AD CYCLE									
1	tRC	Read Cycle Time		70		90		100		ns
2	tACC	Address Access Time (No	te 9)		70		90		100	ns
3	tACS	Chip Select Access Time	(Note 9)		70		90		100	ns
		Output Enable Time	COM'L		40		N/A		50	ns
4	^t OE	(Note 9)	MIL		N/A		50		N/A	HS
5	t _{OH}	Output Hold Time from Ad	dress Change	5	Ī	5		5		ns
6	tCLZ	Output in Low-Z from CE	(Notes 4, 10, 12)	5		5		5		ns
7	tcHZ	Output in Hi-Z from CE (Notes 4, 10, 12)			35		40		40	ns
8	t _{OLZ}	Output in Low-Z from OE (Notes 4, 10, 12)		5		5		5		ns
9	tonz	Output in Hi-Z from OE (Notes 4, 10, 12)			30		35		35	ns
10	tpu	Chip Selection to Power-Up Time (Note 12)		0		0		0		ns
11	t _{PD}	Chip Deselection to Power-Down Time (Note 12)			40		45		50	ns
W	RITE CYCLE									
12	twc	Write Cycle Time		70		90		100		ns
	Chip Selection to		0 to +70°C	60		N/A		90		
13	tcw	End of Write (Note 1)	-55 to -125°C	N/A		80		N/A		ns
14	tas	Address Setup Time		5		10		10		ns
15	twp	Write Pulse Width (Note 1	1)	40		55		60		ns
16	twn	Write Recovery Time		5		5		5		ns
17	tos	Data Setup Time		30		35		40		ns
18	t _{DH}	Data Hold Time	Data Hold Time			5		5		ns
19	twLz	Output in Low-Z from WE	(Notes 4, 10, 12)	5		5		5		ns
20	twnz	Output in Hi-Z from WE (Notes 4, 10, 12)		30		35		35	ns
21	taw	Address to End of Write		65		80		80		ns

Notes: See notes following DC Characteristics table.

SWITCHING CHARACTERISTICS (Cont'd.)

Am9128-12, -15, -20


					128-12	Am9128-15		Am9128-20		
No.	Parameter Symbol	Parameter Description		Min.	Max.	Min.	Max.	Min.	Max.	Unit
RE	AD CYCLE									
1	tac	Read Cycle Time		120		150		200	1	ns
2	tACC	Address Access Time (Not	e 9)		120		150		200	ns
3	tACS	Chip Select Access Time I	(Note 9)		120		150		200	ns
4		Output Enable Time	COM'L	1	N/A		60		70	
. *	†OE	(Note 9)	MIL		70		70		80	ns
5	tон	Output Hold Time from Ad	dress Change	5		5		5		ns
6	tCLZ	Output in Low-Z from CE	(Notes 4, 10, 12)	5		5	<u> </u>	5		ns
7	tcHZ	Output in Hi-Z from CE (Notes 4, 10, 12)			50		55		55	ns
8	toLZ	Output in Low-Z from OE (Notes 4, 10, 12)		5		5		5	 	ns
9	tонz	Output in Hi-Z from OE (Notes 4, 10, 12)			45		50		50	ns
10	tpU	Chip Selection to Power-Up Time (Note 12)		0		0	 	0		ns
11	tpD	Chip Deselection to Power-Down Time (Note 12)			55		60		60	ns
WI	RITE CYCLE					<u> </u>			L	
12	twc	Write Cycle Time		120		150		200		ns
13	tcw	Chip Selection to	COM'L	N/A		120		150		
	-CW	(Note 1)	MIL	105		130		160	T	ns
14	tas	Address Setup Time		10		20		20		ns
15	twp	Write Pulse Width (Note 1))	70		85		100		ns
16	twa	Write Recovery Time		5		5		5		ns
17	tos	Data Setup Time		45		50	1	60		ns
18	[†] DH	Data Hold Time		5		5		5	 	пs
19	twLz	Output in Low-Z from WE	(Notes 4, 10, 12)	5		5		5		ns
20	twnz	Output in Hi-Z from WE (N	lotes 4, 10, 12)		50		50		50	ns
21	taw	Address to End of Write		105	 	120		120		ns

Notes: See notes following DC Characteristics table.

SWITCHING TEST CONDITIONS

Input Puise Leveis	.4 to 2.4 V
Input Rise and Fall Times	10 ns
Input Timing Reference Levels	1.4 V
Output Timing Reference Levels	1.4 V

SWITCHING TEST CIRCUIT





| 8077984 00000788T6 📟

4-86


Am9128

SWITCHING WAVEFORMS KEY TO SWITCHING WAVEFORMS





Read Cycle No. 1 (Notes 5, 6)




Read Cycle No. 2 (Notes 5, 7, 8)


Notes: See notes following DC Characteristics table.

8077984 0000079 732 📟

Am9128

SWITCHING WAVEFORMS (Cont'd.)






Write Cycle No. 2 (Notes 7, 8)

Am9128

Notes: See notes following DC Characteristics table.

8077984 0000080 454 📟

TYPICAL PERFORMANCE CURVES



- 8077984 0000081 390 **-**