Am9150

1024x4 High-Speed Static R/W RAM



DISTINCTIVE CHARACTERISTICS

- 1024 x 4 organization
- High speed 20 ns Max. access time
- Separate data inputs and outputs
- Memory reset function

- High density SLIM 24-pin 300-MIL package
 - Three-state output buffers
 - Single +5 V power supply ±10%
 - Low-power version


GENERAL DESCRIPTION

The Am9150 is a high-performance, static, n-channel, read/write, random-access memory organized as 1024×4 . It features single 5 V supply operation, TTL-compatible input and output levels, and separate input and output prins for improved system performance and ease of use.

The Am9150 also incorporates a reset feature which will reset the entire contents of the memory to logical LOW in two cycle times by controlling $\overline{\bf R}$ (RESET) and $\overline{\bf S}$ (CS).

The Am9150 has four control signals \overline{R} , \overline{S} , \overline{W} and \overline{G} . The \overline{S} input controls read, write and reset operations of the device and provides for easy selection of an individual device when the outputs are tied together. The \overline{W} (\overline{WE}) input controls the normal read and write operations, and the \overline{G} (\overline{OE}) controls the state of the outputs.

BLOCK DIAGRAM



MODE SELECT TABLE

	Inp	uts			Mada
š	w	Ğ	Ř	Outputs	Mode
н	×	Х	Х	Hi-Z	Not Selected
L	Н	X	L	Hi-Z	Reset*
L L] L	X	Н	Hi-Z	Write
L	н	L	H	Q ₀ Q ₃	Read
L	X	н	Н	Hi-Z	Output Disable

*See Reset cycle description.

H = High

L = Low X = Don't Care


PRODUCT SELECTOR GUIDE

Part Number		Am9150-20	Am9150-25	Am9150-35	Am9150-45	Am91L50-25	Am91L50-35	Am91L50-45	
Maximum Acces	s Time (ns)	20	25	35	45	25	35	45	
	0°C to +70°C	180	180	180	180	130	130	130	
ICC Max. (mA)	-55°C to +125°C	N/A	180	180	180	N/A	N/A	N/A	


Publication # Rev. Amendment 04444 C /0 Issue Date: Jenuary 1989

4-53


CONNECTION DIAGRAMS Top View



Note: Pin 1 is marked for orientation.



Address Designators External Internal AX_0 Ao A₁ AX₁ A₂ AX2 AX3 Аз Α4 AX₄ AX₅ A₅ AY₀ A₆ AY₁ A7 AY₂ A₈ AY₃



METALLIZATION AND PAD

Die Size: 0.93" x 0.163"

4-54 Am9150


ORDERING INFORMATION

Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: a. Device Number

- b. Speed Option (if applicable)
- c. Package Type
- d. Temperature Range





Valid	Valid Combinations					
AM9150-20						
AM9150-25						
AM9150-35	DC, DCB,					
AM9150-45	LC, LCB					
AM91L50-25						
AM91L50-35						
AM91L50-45						

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.


4-55

MILITARY ORDERING INFORMATION

APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. The order number (Valid Combination) for APL products is formed by a combination of: a. Device Number

- b. Speed Option (if applicable)
- c. Device Class
- d. Package Type
- e. Lead Finish



Valid Cor	mbinations
AM9150-25	/BLA
AM9150-35	/BUC
AM9150-45	/BKA

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

Group A Tests

Group A tests consist of Subgroups 1, 2, 3, 7, 8, 9, 10, 11.

PIN DESCRIPTION

A₀ - A₉ Address (Inputs)

The 10 address inputs select one of the 1024 4-bit words in the RAM.

S Chip Select (Input; Active LOW)

An active-LOW input which selects the device for operation. When \$\overline{S}\$ is HIGH, the device is deselected and the outputs will be in a high-impedance state.

W Write Enable (Input; Active LOW)

 \overline{W} controls read and write operations. When \overline{W} is HIGH and \overline{G} is LOW, data will be present at the data outputs. When \overline{W} is LOW, data present on the data inputs will be written into the selected memory location. The data outputs will be in a high-impedance state.

R RESET (Input; Active LOW)

An active-Low pulse on \overline{R} while A_0-A_0 are stable, \overline{S} is LOW, and \overline{W} and \overline{G} are HIGH resets the whole memory.

G Output Enable (Input; Active LOW)

 $\overline{\mathbf{S}}$ controls the state of the data outputs in conjunction with $\overline{\mathbf{S}}$ and $\overline{\mathbf{W}}.$

D₀ - D₃ Data Input

Data inputs to the RAM.

Q₀ - Q₃ Data Output

Data outputs from the RAM. The data outputs will be in a high-impedance state when either \overline{S} or \overline{G} are HIGH or \overline{W} is LOW.

V_{CC} Power Supply +5 Volts

V_{SS} Ground

4-56 Am9150

ABSOLUTE MAXIMUM RATINGS (Note 1) Storage Temperature-65 to +150°C Ambient Temperature with Power Applied -55 to +125°C Supply Voltage with Respect to Ground......-0.5 V to +7.0 V Signal Voltages with Respect to Ground......-3.5 V to +7.0 V Power Dissipation (Package Limitation)1.2 W

The products described by this specification include internal circuitry designed to protect input devices from damaging accumulations of static charge. It is suggested nevertheless, that conventional precautions be observed during storage, handling and use in order to avoid exposure to excessive voltages.

OPERATING RANGES (Note 2)

	(T _A) 0 to +70°C+5.0 V±10%
Military (M) Devices Ambient Temperature	(T _A)55 to +125°C
	+5.0 V ±10%

Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over operating ranges unless otherwise specified (for APL Products, Group A, Subgroups 1, 2, 3 are tested unless otherwise noted)

			Am	9150	Ams			
Parameter Symbol				Min.	Max.	Min.	Max.	Unit
Юн	Output HIGH Current	V _{OH} = 2.4 V		-4		-4		mA
lOL	Output LOW Current VOL = 0.4 V		12		12		mA	
VIH	Input HIGH Voltage			2.2	6.0	2.2	6.0	٧
VIL	Input LOW Voltage			- 2.5	0.8	-2.5	0.8	٧
l _{IX}	Input Load Current	GND ≤ V _I ≤ V _{CC}		-10	10	-10	10	μΑ
loz	Output Leakage Current	GND ≤ V _O ≤ V _{CC} Output Disabled		-10	10	-10	10	μΑ
Cı	Input Capacitance	Test Frequency = 1.0 MHz T _A = 25°C, All Pins at 0 \	,		5		5	pF
Co	Output Capacitance	VCC = 5 V (Note 8)	· [7		7	"
		W W 5 CV 0 to 1	COM'L.		180		130	
lcc	V _{CC} Operating Supply Current	Max V _{CC} S ≤ V _{IL} Output MIL.			180		N/A	mA
los	Output Short Circuit Current	GND ≤ V _O ≤ V _{CC} (Notes	7, 8)	±50	±300	±50	±300	mA

Notes: 1. Absolute Maximum Ratings are intended for user guidelines and are not tested.

2. For test and correlation purposes, ambient temperature is defined as the "instant-ON" case temperature.

3. Test conditions assume signal transition times of 10 ns or less, timing reference levels of 0 1.5 V, input pulse levels of 0 to 3.0 V and output loading of the specified (p₂/()_{OH} and 30 pF load capacitance. Output timing reference is 1.5 V.

4. The internal write time of the memory is defined by the overlap of \$\frac{3}{2}\$ LOW and \$\frac{3}{2}\$ LOW so this signals must be LOW to initiate a write and either signal can terminate a write by going HiGH. The data input setup and hold timing is referenced to the rising edge of the signal that terminates the write. \$\frac{1}{2}\$ must be HiGH.

5. Transition is measured at 1.5 V on the inputs to V_{OH} – 500 mV and V_{OL} + 500 mV on the outputs using the load shown in B. under Switching Test Circuits.

6. \$\frac{1}{2}\$ W and \$\frac{1}{2}\$ are HiGH for read cycle.

7. For test purposes, not more than one output at a time should be shorted. Short circuit test duration should not exceed 30 seconds.

8. This parameter is not tested, but guaranteed by characterization.

SWITCHING CHARACTERISTICS over operating ranges unless otherwise specified (for APL Products, Group A, Subgroups 9, 10, 11 are tested unless otherwise noted)

	Parameter Symbol		Parameter		Am9150-20		Am9150-25 Am91L50-25		Am9150-35 Am91L50-35		Am9150-45 Am91L50-45		
No.	Standard	Alternate	Description		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
EAD	CYCLE	<u> </u>											
1	TAVAV	tRC	Read Cycle Time (Note	6)	20		25		35		45		ns
2	TAVQV	taa	Address Access Time			20		25	l	35		45	ns
3	TSLQV	tACS	Chip Select Access Tin	ne		10		15		20	L	25	ns
4	TGLQV	toe.	Output Enable Access Time			10	Γ	15		20		25	ns
5	TSLQX	touz	Chip Select LOW to Output in Low-Z (Notes 5, 8)		0		0		0		0		ns
6	TSHQZ	tснz	Chip Select HIGH to C Hi-Z (Notes 5, 8)	output in	0	15	0	20	0	25	0	30	ns
7	TGLQX	tolz	Output Enable LOW to Low-Z (Note 5, 8)		0		°	<u> </u>	°		0	30	ns
8	TGHQZ	tонz	Output Enable HIGH to Hi-Z (Notes 5, 8)		° -	15	°	20	l °	25	0	30	ns
9	TAXQX	[‡] OHA	Output Hold after	COM'L.	3	<u> </u>	3	↓	3	+	1	┼	- ''8
	l		Address Change	MIL.	1		1	<u> </u>	1	Ь		1	
WRITE	CYCLE												_
10	TAVAV	1wc	Write Cycle Time (Note	Write Cycle Time (Note 4)			25		35		45	.	ns
11	TSLWH	tcw	Chip Select LOW to Write Enable HIGH		10		15		20		30		ns
12	TAVWH	taw	Address Valid to End of Write		15		20	l	30		40	<u> </u>	ns
13	TAVWL	tas	Address Valid to Beginning of Write		5		5		5		5		n:
14	TWLWH	twp	Write Pulse Width		10		15		20	<u> </u>	30		n
15	TWHAX	twe	Address Hold after End of Write		5		5	<u> </u>	5	<u> </u>	5		n:
16	TDVWH	¹ DW	Data in Valid to Write Enable HIGH		10		15		20	<u> </u>	30	ļ	n
17	TWHDX	t _{DH}	Data Hold after End o	f Write	5		5		5		5	+	ns
18	TWLQZ	twz	Write Enable LOW to Output in Hi-Z (Notes 5, 8)		0	15	°	20	l °	25	0	30	n:
19	TWHQX	tow	Write Enable HIGH to Low-Z (Notes 5, 8)	Output in	l °		l °		0			<u> </u>	_ n
RESE	T CYCLE												
20	TAVAV	t RRC	Reset Cycle Time		40		50		70	+-	90		n
21	TAVRL	^t RSA	Address Valid to Begin Reset	nning of	0	<u> </u>	°		\ °		0		<u> "</u>
22	TWHRL	tRSW	Write Enable HIGH to of Reset		l °		0	_	0		0	_	<u> </u>
23	TSLRL	trscs	Chip Select LOW to E Reset	Beginning of	<u> </u>		0		30	 	40	-	
24	TALAH	tap	Reset Pulse Width		20	-	20	+			1 0	+	 "
25	TRHSX	tRHCS	Chip Select Hold after End of Reset		l °	ļ	0		40	-	50	 	
26	TRHWL	tRHW	Write Enable Hold aft Reset		20		30	_	40	-	50		╆.
27	TRHAX	trha	Address Hold after Er		_	+		+	1 0	25	1 0	35	╁╌
28	TRLQZ	tRHZ	Reset LOW to Output (Notes 5, 8)		0	15	°	20	°		+ "	33	 '
29	TRHQX	tr.LZ	Reset HIGH to Output (Notes 5, 8)	t in Low-Z	0	<u> </u>				Ш.		Ш	

Notes: See notes following DC Characteristics table.


RESET CYCLE

The reset cycle is initiated by R going LOW for a time ≥ t_{RP}, and is terminated by holding R HIGH for a time ≥ t_{RHA}. The addresses to the device must be stable during the RESET cycle time. The entire contents of the RAM will be reset to ZERO regardless of the address chosen during the cycle. The


control \overline{S} must be \leq V_{IL} maximum, and \overline{W} must be \geq V_{IH} minimum and it is recommended that \overline{G} be \geq V_{IH} minimum.


The reset cycle is normally associated with current spikes, both at V_{CC} and GND as shown in the graph. To attenuate the current spikes, an external bypass capacitor (high frequency, 0.1 μ F) for each Am9150 socket is recommended.

Typical I_{CC} and I_{GND} During a Reset Cycle




SWITCHING TEST CIRCUITS






Am9150

SWITCHING WAVEFORMS KEY TO SWITCHING WAVEFORMS







Read Cycle

4-60 Am9150

SWITCHING WAVEFORMS (Cont'd.)



Write Cycle



Reset Cycle