



Table 1. XC1736A/XC1765 Pin Assignments for 8-Pin DIP

PLCC		DIP			
Pin	Pin	Name	I/O	Description	
2	1	DATA	O	Three-state DATA output for reading. Input/Output pin for programming.	
4	2	CLK	I	Clock input. Used to increment the internal address and bit counters for reading and programming.	
6	3	RESET/ OE	I	Output Enable input. A Low level both the $\overline{CE}$ and RESET/OE inputs enables the data output driver. A High level on RESET/OE resets both the address and bit counters. In the XC1765, the logic polarity of this input is programmable as either RESET/OE or OE/RESET. This document describes the pin as RESET/OE although the opposite polarity is also possible on the XC1765.	
8	4	$\overline{CE}$	I	Chip Enable input. Used for device selection. A Low level on both $\overline{CE}$ and $\overline{OE}$ enables the data output driver. A High level on $\overline{CE}$ disables both the address and bit counters and forces the device into a low power mode.	
10	5	GND		Ground pin.	
14	6	$\overline{CEO}$	O	Chip Enable Out output. This signal is asserted Low on the clock cycle following the last bit read from the memory. It will stay Low as long as $\overline{CE}$ and $\overline{OE}$ are both Low. It will then follow $\overline{CE}$ until $\overline{OE}$ goes High. Thereafter $\overline{CEO}$ will stay High until the entire PROM is read again and senses the status of RESET polarity.	
17	7	V_{PP}		Programming Voltage Supply. Used to enter programming mode (+6 V) and to program the memory (+15 V). Must be connected directly to V_{CC} for normal Read operation. No overshoot above +15.5 V permitted.	
20	8	V_{CC}		+5 V power supply input.	

CONTROLLING THE XC1736A/XC1765 SERIAL PROMS

Most connections between the LCA device and the Serial PROM are simple and self-explanatory:

- The DATA output of the XC1736A (or XC1765) drives DIN of the LCA devices.
- The master LCA CCLK output drives the CLK input of the XC1736A/XC1765(s).
- The $\overline{CEO}$ output of any XC1736A/XC1765 can be used to drive the $\overline{CE}$ input of the next XC1736A/XC1765 in a cascade chain of PROMs.
- V_{PP} must be connected to V_{CC} . Leaving V_{PP} open can lead to unreliable, temperature-dependent operation.

There are, however, two different ways to use the inputs $\overline{CE}$ and $\overline{OE}$.

1. The LCA D/ $\overline{P}$ or LDC output drives both $\overline{CE}$ and $\overline{OE}$ in parallel. This is the simplest connection, but it fails when a user applies RESET during the LCA configuration process. The LCA will abort the configuration and then restart a new configuration, as intended, but the XC1736A/XC1765 does not reset its address counter, since it never saw a High level on its $\overline{OE}$ input. The new configuration, therefore, reads the remaining data in the PROM and interprets it as preamble, length count etc. Since the LCA device is the master, it issues the necessary number of CCLK pulses, up to 16 million (2^{24}) and D/ $\overline{P}$ goes High. However, the LCA configuration will be completely wrong, with potential contentions inside the LCA device and on its output pins. This method must, therefore, never be used when there is any chance of external reset during configuration.
2. The LCA D/ $\overline{P}$ or LDC output drives only the $\overline{CE}$ input of the XC1736A/XC1765, while its $\overline{OE}$ input is driven by the inversion of the LCA RESET input. This connection works under all normal circumstances, even when the user aborts a configuration before D/ $\overline{P}$ has gone High. The High level on the $\overline{OE}$ input during RESET clears the PROM internal address pointer, so that the reconfiguration starts at the beginning. Most designs have a spare inverter or inverting gate that can be used for this purpose. The XC1765 does not require this inverter since the RESET polarity is programmable, so that it is compatible with the LCA device.

LCA MASTER SERIAL MODE SUMMARY


The I/O and logic functions of the Logic Cell Array and their associated interconnections, are established by a configuration program. The program is loaded either automatically upon power up, or on command, depending on the state of the three LCA mode pins. In Master Mode, the Logic Cell Array automatically loads the configuration program from an external memory. The Serial Configuration PROM has been designed for compatibility with the Master Serial Mode.

Upon power-up or upon reconfiguration, an LCA device will enter Master Serial Mode whenever all three of the LCA mode-select pins are Low ($M0=0$, $M1=0$, $M2=0$). Data are read from the Serial Configuration PROM sequentially on a single data line. Synchronization is provided by the rising edge of the temporary signal CCLK, which is generated during configuration.

Master Serial Mode provides a simple configuration interface. Only a serial data line and two control lines are required to configure an LCA. Data from the Serial Configuration PROM is read sequentially, accessed via the internal address and bit counters which are incremented on every valid rising edge of CCLK.

Programming the LCA With Counters Reset Upon Completion

Figure 2 shows the connections between an XC3000 LCA device and its SCP. The DATA line from the SCP is connected to the DIN input of the LCA device. CCLK is connected to the CLK input of the SCP. At power-up or upon reconfiguration, the D/P signal goes Low (pulled Low by the LCA device at reset, or by external circuitry for reconfiguration), enabling the SCP and its DATA output. During the configuration process, CCLK clocks data out of the SCP on every rising clock edge. At the completion of configuration, the D/P signal goes High and resets the internal address counters of the SCP. For XC3000 devices with a late DONE or XC2000 devices, LDC may be used to control $\overline{CE}$.



X1548A

Figure 2. Master Serial Mode. The one-time-programmable XC1736A/XC1765 Serial Configuration PROM supports automatic loading of configuration programs up to 36K/64K bits. Multiple devices can be cascaded to support additional LCAs. An early D/P inhibits the PROM data output a CCLK cycle before the LCA I/Os become active.

If the user-programmable, dual-function DIN pin is used only for configuration, it must still be held at a defined level during normal operation. The XC3000 family takes care of this automatically with an on-chip default pull-up resistor. On XC2000-family devices, the user must either configure DIN as an active output, or somehow provide a defined level, e.g., by using an external pull-up resistor, if DIN is configured as an input.

Programming the LCA With Counters Unchanged Upon Completion

When multiple LCA configurations for a single LCA are stored in a Serial Configuration PROM, the $\overline{OE}$ pin should be tied Low as shown in Figure 3. Upon power-up, the internal address counters are reset and configuration begins with the first program stored in memory. Since the $\overline{OE}$ is held Low, the address counters are left unchanged after configuration is complete. Therefore, to reprogram the LCA with another program, the $D/\overline{P}$ line is pulled Low and configuration begins at the last value of the address counters.

Cascading Serial Configuration PROMs

For multiple LCAs configured as a daisy-chain, or for future LCAs requiring larger configuration memories, cascaded SCPs provide additional memory.

After the last bit from the first SCP is read, the next clock signal to the SCP asserts its $\overline{CEO}$ output Low and disables its DATA line. The second SCP recognizes the Low level on its $\overline{CE}$ input and enables its DATA output. See Figure 2.

After configuration is complete, the address counters of all cascaded SCPs are reset if $\overline{RESET}$ goes Low forcing the $\overline{RESET}/\overline{OE}$ on each SCP to go High.

If the address counters are not to be reset upon completion, then the $\overline{RESET}/\overline{OE}$ inputs can be tied to ground, as

shown in Figure 3. To reprogram the LCA device with another program, the $D/\overline{P}$ line goes Low and configuration begins where the address counters had stopped. In this case, avoid contention between DATA and the configured I/O use of DIN.

Extremely large, cascaded memories in some systems may require additional logic if the rippled chip enable is too slow to activate successive SCPs.

STANDBY MODE

The XC17XX enters a low-power standby mode whenever $\overline{CE}$ is asserted High. In this mode, the SCP consumes less than 0.5 mA of current. The output remains in a high-impedance state regardless of the state of the $\overline{OE}$ input.

PROGRAMMING MODE

Figures 4 and 5 show the programming algorithm for the XC1736A/XC1765. Note that programming mode is entered by holding V_{PP} High for at least two clock edges and is exited by removing power from the device or by a Low on both $\overline{CE}$ and $\overline{OE}$.

XC1765 RESET POLARITY

The XC1765 lets the user choose the reset polarity as either $\overline{RESET}/\overline{OE}$ or $OE/\overline{RESET}$. The Xilinx DS112 programmer and its XPP software prompt the user for the desired reset polarity. Any third-party commercial programmer should do the same.

The polarity is programmed into the first four overflow byte locations, 2000H through 2003H. 00000000 in these locations makes the reset active Low, FFFFFFFF in these locations makes the reset active High. The programming of these overflow bytes should be handled transparently by the PROM programmer; it is mentioned here only as additional information.




Figure 3. Address Counters Not Reset

- Notes: 1. If M2 is tied directly to ground, it should be programmed as an input during operation.
 2. If the LCA is reset during configuration, it will abort back to initialization state.
 $D/\overline{P}$ will not go High, so an external signal is required to reset the 17XX counters.

1106 07A

ABSOLUTE MAXIMUM RATINGS

Symbol	Description		Units
V_{CC}	Supply voltage relative to GND	-0.5 to +7.0	V
V_{PP}	Supply voltage relative to GND	-0.5 to +15.5	V
V_{IN}	Input voltage with respect to GND	-0.5 to $V_{CC} + 0.5$	V
V_{TS}	Voltage applied to 3-state output	-0.5 to $V_{CC} + 0.5$	V
T_{STG}	Storage temperature (ambient)	-65 to +125	°C
T_{SOL}	Maximum soldering temperature (10 s @ 1/16 in.)	+260	°C

Note: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those listed under Operating Conditions is not implied. Exposure to Absolute Maximum Ratings conditions for extended periods of time may affect device reliability.

OPERATING CONDITIONS


Symbol	Description			Min	Max	Units
V _{CC}	Commercial	Supply voltage relative to GND	−0°C to +70°C	4.75	5.25	V
	Industrial	Supply voltage relative to GND	−40°C to +85°C	4.5	5.5	V
	Military	Supply voltage relative to GND	−55 °C +125°C	4.5	5.5	V

DC CHARACTERISTICS OVER OPERATING CONDITIONS

Symbol	Description	Min	Max	Units
V_{IH}	High-level input voltage	2.0	V_{CC}	V
V_{IL}	Low-level input voltage	0	0.8	V
V_{OH}	High-level output voltage ($I_{OH} = -4$ mA)	3.86		V
V_{OL}	Low-level output voltage ($I_{OL} = +4$ mA)		0.32	V
V_{OH}	High-level output voltage ($I_{OH} = -4$ mA)	3.76		V
V_{OL}	Low-level output voltage ($I_{OL} = +4$ mA)		0.37	V
V_{OH}	High-level output voltage ($I_{OH} = -4$ mA)	3.7		V
V_{OL}	Low-level output voltage ($I_{OL} = +4$ mA)		0.4	V
I_{CCA}	Supply current, active mode		10	mA
I_{CCS}	Supply current, standby mode		0.5	mA
I_L	Input or output leakage current	-10	10	μA

Note: During normal read operation, V_{PP} **must** be connected to V_{CC} .


AC CHARACTERISTICS OVER OPERATING CONDITIONS



1106 10

Symbol	Description	Limits		Units
		Min	Max	
1 T_{OE}	$\overline{OE}$ to Data Delay		45	ns
2 T_{CE}	$\overline{CE}$ to Data Delay		60	ns
3 T_{CAC}	CLK to Data Delay		150	ns
4 T_{OH}	Data Hold From $\overline{CE}$, $\overline{OE}$, or CLK	0		ns
5 T_{DF}	$\overline{CE}$ or $\overline{OE}$ to Data Float Delay		50	ns
6 T_{LC}	CLK Low Time ⁴	100		ns
7 T_{HC}	CLK High Time	100		ns
8 T_{SCE}	$\overline{CE}$ Setup Time to CLK (to guarantee proper counting)	25		ns
9 T_{HCE}	$\overline{CE}$ Hold Time to CLK (to guarantee proper counting) ⁴	0		ns
10 T_{HOE}	$\overline{OE}$ High Time (Guarantees Counters Are Reset)	100		ns

- Notes: 1. Preliminary specifications for military operating range only.
 2. AC test load = 50 pF.
 3. Float delays are measured with minimum tester ac load and maximum dc load.
 4. Guaranteed by design, not tested.




1106 11

Symbol	Description	Limits		Units
		Min	Max	
1 T_{CDF}	CLK to Data Float Delay		50	ns
2 T_{OCK}	CLK to $\overline{CEO}$ Delay		65	ns
3 T_{OCE}	$\overline{CE}$ to $\overline{CEO}$ Delay		45	ns
4 T_{OOE}	$\overline{RESET/OE}$ to $\overline{CEO}$ Delay		40	ns

PROGRAMMING SPECIFICATIONS

The data on pages 2-181, 182, and 183 is not relevant to the use of programmed PROMs and is not required for operating commercially available programming equipment. This information is printed here only as tutorial background information for the interested user.

Any designer of programming equipment will need additional information, available from Xilinx Component Product Marketing. Call (408) 879-5396 or fax (408) 559-7114.



Enter Programming Mode

X1746


DC PROGRAMMING SPECIFICATIONS

Symbol	Description	Limits		Units
		Min	Max	
1 V_{CCP}	Supply voltage during programming	5.25	5.75	V
2 V_{IL}	Low-level input voltage	0.0	0.5	V
3 V_{IH}	High-level input voltage	2.4	V_{CC}	V
4 V_{OL}	Low-level output voltage		0.4	V
5 V_{OH}	High-level output voltage	3.7		V
6 V_{PP1}	Programming voltage*	14.5	15.5	v
7 V_{PP2}	Programming-mode access voltage	5.75	6.25	V
8 I_{PPP}	Supply current in programming mode		60	mA
9 I_L	Input or output leakage current	-10	10	μ A
10 V_{CCL}	First pass Low-level supply voltage	4.3	4.5	V
11 V_{CCH}	Second pass High-level supply voltage	5.5	5.7	V

*No overshoot is permitted on this signal. V_{pp} must not be allowed to exceed V_{PP1} max


AC PROGRAMMING SPECIFICATIONS

Symbol	Description	Limits		Units
		Min	Max	
1 T_{RPP}	10% to 90% Rise Time of V_{PP}	50	70	μ s
2 T_{FPP}	90% to 10% Fall Time of V_{PP}	50	70	μ s
3 T_{PGM}	V_{PP} Programming Pulse Width	0.95	1.05	ms
4 T_{SVC}	Setup of V_{PP} to CLK to Enter Programming Mode	100		ns
5 T_{HVC}	Hold of V_{PP} to CLK to Enter Programming Mode	300		ns



X1757


Figure 4. Programming Sequence (XC1736A)



X1754

Figure 5. Programming Sequence (XC1765)


PHYSICAL DIMENSIONS



8-Pin Plastic DIP (PD8)

DIMENSIONS IN INCHES

X1066




8-Pin Ceramic Sidebrazed DIP (CD8)

DIMENSIONS IN INCHES


X1067A

PHYSICAL DIMENSIONS (Continued)



20-Pin PLCC (PC20)

1106 15A



8-Pin CerDIP (DD8)

X1187A

ORDERING INFORMATION AND VALID ORDERING COMBINATIONS

XC17XX - PC20C

DEVICE NUMBER
XC1736A
XC1765

PACKAGE TYPE
PC8 = 8-PIN PLASTIC DIP
DD8 = 8-PIN CERDIP
CD8 = 8-PIN CERAMIC SIDE-BRAZED DIP
PC20 = 20-PIN PLASTIC LEADED CHIP CARRIER

OPERATING RANGE/PROCESSING
C = COMMERCIAL/INDUSTRIAL (-40° TO +85°C)
M = MILITARY (-55° TO +125°)
R = MILITARY (-55° TO +125°C) WITH
MIL-STD-883 LEVEL B EQUIVALENT PROCESSING

X1188

XC1736A-PD8C	XC1765-PD8C
XC1736A-PC20C	XC1765-PC20C
XC1736A-CD8M	XC1765-CD8M
XC1736A-DD8M	XC1765-DD8M
	XC1765-DD8R