AN2104NFHQ

Digital Pre-Processing IC for Digital Cameras

Overview


The AN2104NFHQ is a digital pre-processing IC for CCD digital cameras. It is a single chip IC including a 10-bit A/D converter as well as CDS and AGC circuits. The CDS circuit achieves high-speed sampling at rates up to 25 MHz, and thus the AN2104NFHQ can support advanced CCD cameras developing in higher density pixels and image quality, such as XGA or SXGA resolutions. The AGC and OB circuits can be adjusted with 9-bit and 8-bit serial data respectively through on-chip D/A converter.

Features


- Low power (114 mW typ. at 3 V supply voltage)
- High-speed sample-and-hold circuit operates up to 25 MHz.
- The AGC can be adjusted over 0.5 dB to 36 dB range.
- The OB circuit is adjustable over a {V_{RB} to V_{RB}+(V_{RT}-V_{RB})/ 4} range.
- \bullet On-chip A/D converter reference voltage supply circuit (V_{RT} and V_{RB})
- On-chip 10-bit A/D converter (maximum conversion speed: 25 MSPS)
- Built-in 3-channel 8-bit D/A converter for adjustments and mode settings.

Applications

- Digital still cameras
- Video cameras
- PC input cameras
- Surveillance cameras
- Board cameras
- Cameras that use CCDs and digital signal processing.



Block Diagram



Pin Descriptions

Pin No.	Description	Pin No.	Description
1	Unused (Must be connected to ground.)	25	Output OB level stabilization
2	A/D converter output D0	26	AGC output in test mode
3	A/D converter output D1	27	Analog system ground 2
4	A/D converter output D2	28	Input DC level stabilization
5	A/D converter output D3	29	CPOB pulse input
6	A/D converter output D4	30	Analog system power supply 2
7	A/D converter output D5	31	Analog system power supply 3
8	A/D converter output D6	32	DS2 pulse input
9	A/D converter output D7	33	DS1 pulse input
10	A/D converter output D8	34	DS1 and DS2 pulse. Active high/active low setting
11	A/D converter output D9	35	CCD output signal input 1
12	Digital system power supply 1	36	CCD output signal input 2
13	Digital system ground 1	37	Analog system ground 3
14	A/D converter clock input	38	Unused (Must be connected to ground.)
15	Unused (Must be connected to ground.)	39	Analog system ground 4
16	A/D converter reference supply V _{RT} input	40	Load pulse input
17	A/D converter reference supply V _{RM}	41	Serial data input
18	A/D converter reference supply V _{RB} input	42	Serial clock input
19	AGC input in test mode	43	Analog system power supply 4
20	Analog system ground 1	44	Unused (Must be connected to ground.)
21	Analog system power supply 1	45	Digital system ground 2
22	Reference voltage supply V _{REFL} output (1.1 V typical)	46	Digital system power supply 2
23	Reference voltage supply V _{REFH} output (2.5 V typical)	47	Unused (Must be connected to ground.)
24	CPOB pulse. Active high/active low setting	48	A/D converter output enable setting

Absolute Maximum Ratings

Parameter	Symbol	Rating	Unit
Supply voltage	V _{DD}	- 0.3 to +4.6	V
Supply current	I _{DD}		mA
Power dissipation *2	P _D	226	mW
Operating temperature *1	T _{opr}	-20 to +75	°C
Storage temperature *1	T _{stg}	-55 to +125	°C

Notes: *1: Except for the operating temperature and storage temperature, all items are measured at $T_a = 25$ °C.

*2 : The power dissipation is for the package at $T_a = 75$ °C in free air.

Recommended Operating Range

Parameter	Symbol	Range	Unit
Supply voltage	V _{CC}	2.7 to 3.0 to 3.6	V

Electrical Characteristics at $AV_{DD} = DV_{DD} = 3.0 \text{ V}, \text{ T}_a = 25 \text{ °C}$

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
Supply current (in CDS mode)	I _{DD1}	$AV_{DD} = DV_{DD} = 3.0 \text{ V}, f_{CLK} = 25 \text{ MHz}$		38	51	mA
Supply current (in AD amplifier mode)	I _{DD2}	$AV_{DD} = DV_{DD} = 3.0 \text{ V}, f_{CLK} = 25 \text{ MHz}$		24	39	mA
Low power mode supply current	I _{POWD}	$f_{CLK} = 25 \text{ MHz}$		5.0	16	mA
Reference voltage (1)	V _{REFH}	$AV_{DD} = DV_{DD} = 3.0 V$	2.3	2.5	2.7	V
Reference voltage (2)	V _{REFL}	$AV_{DD} = DV_{DD} = 3.0 V$	0.8	1.0	1.2	V
CPOB pulse input voltage high level	CPOB _H	_	2.4	—	V _{DD}	V
CPOB pulse input voltage low level	CPOBL		V _{SS}	—	0.8	v
DS1 pulse input voltage high level	DS1 _H		2.4	—	V _{DD}	V
DS1 pulse input voltage low level	DS1 _L		V _{SS}	_	0.8	V
DS2 pulse input voltage high level	DS2 _H		2.4	—	V _{DD}	V
DS2 pulse input voltage low level	DS2 _L		V _{SS}	—	0.8	V
AGC frequency characteristics	G _{fA}	10 MHz, with upper blanking, sine wave, 300 mV[p-p]	-2.9	- 0.4	2.1	dB
AGC input dynamic range	G _{AG3}	With upper BLK, sine wave, 600 mV[p-p]	-1.8	0	1.8	dB
Minimum AGC gain	G _{AG4}	With upper BLK, sine wave, 300 mV[p-p]	-2.0	0.5	3.0	dB
Maximum AGC gain	G _{AG5}	With upper BLK, sine wave, 20 mV[p-p]	32.0	36.0	40.0	dB
AGC output dynamic range	V _{AG6}	With upper BLK, sine wave, 50 mV[p-p]	1350	1700		mV[p-p]
AGC output DC (1)	V _{OFF1}	CH2 = 00, the difference with respect to V_{REF}	-70	0	70	mV
AGC output DC (2)	V _{OFF2}	CH2 = FF, the difference with respect to $(V_{REFH} - V_{REFL})/4$	-70	0	70	mV
CDS sampling capability	G _{CDS}	DS1 = DS2 = 25 MHz CDS input: 300 mV[p-p]	-2.0	0	2.0	dB
Reference resistor (V_{RB} to V_{RT})	R _{REF}	—	278	570	950	Ω
AD-amplifier maximum gain	G _{AA1}	3.58 MHz sine wave, 300 mV[p-p]	5.0	_		dB
AD-amplifier minimum gain	G _{AA2}	3.58 MHz sine wave, 300 mV[p-p]	_	_	-2.0	dB

Electrical Characteristics (continued) at $AV_{DD} = DV_{DD} = 3.0 \text{ V}$, $T_a = 25 \text{ °C}$

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
Digital input current (high)	I _{DINH}	CLK and POWD pins Pin19 = $0.8 \times V_{DD}$	_	-	45	μA
Digital input current (low)	I _{DINL}	CLK and POWD pins Pin19 = $0.2 \times V_{DD}$	_	—	45	μA
Analog input current (high)	I _{AIH}	Pin19 = 3.0 V		—	200	μA
Analog input current (low)	I _{AIL}	Pin19 = 0.5 V	-200	—		μΑ
High-level digital input current	V _{IH}	_	2.4	_	V _{DD}	V
Low-level digital input current	V _{IL}	_	V _{SS}	—	0.8	V
High-level digital output current	I _{OH}	$V_{OH} = 0.8 \times V_{DD}$		_	-1.5	mA
Low-level digital output current	I _{OL}	$V_{OL} = -0.2 \times V_{DD}$	1.5	—		mA
Differential linearity error	ED		_	± 0.5	±1.0	LSB
Dynamic linearity error	DEL	$f_{CLK} = 25$ MHz, $f_{IN} = 12.5$ MHz	_	_	±13	LSB
Quantization noise *1	S/N	$f_{CLK} = 20$ MHz, $f_{IN} = 3.58$ MHz	42	47	_	dB

Note: *1. Including the total harmonic distortion.

Design Reference Data


Note: The characteristics shown below are design reference values, and are not guaranteed.

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
Maximum conversion rate	F _{CMAX}	—	25	_	_	MSPS
Reference voltage difference	V _{DELTA}	$AV_{DD} = DV_{DD} = 3.0 V$	1.38	1.48	1.58	V

Terminal Equivalent Circuits

Pin No.	Equivalent circuit	
1	N.C. (Ground to analog system ground) Pin 1, 44, 47	$ DV_{DD} DV_{SS} T Pin 12 Hin 13 $
2 to 11	D0 to D9 -1	$ DV_{DD} DV_{SS} T Pin 12 Hin 13 $
12 13	Pin 12 : DV_{DD} Pin 13 : DV_{SS} \uparrow \downarrow	
14 15	Pin 14 : ADCLK Pin 15 : N.C. (Ground to analog system ground) Pin 14, 15	$ DV_{DD} DV_{SS} TPin 12 Pin 13 777 $
16 17 18	V_{RT}, V_{RM}, V_{RB}	$ \begin{array}{ccc} $

■ Pin Equivalent Circuits (continued)




Pin Equivalent Circuits (continued)

Pin No.	Equivalent circuit		
27	Analog ground		
28	VCLIPDAT See pin 25		
29	CPOB	AV _{DD} Pin 30	AV _{SS} ↓ Pin 27
30	AV_{DD} (analog system power supply 2)		
31	AV _{DD} (analog system power supply 3)		
32 33	Pin 32 : DS2 Pin 33 : DS1 Pin 32, 33	AV _{DD} TPin 31	AV _{SS} ↓ Pin 37
34	DS mode	AV _{DD} Pin 31	AV _{SS} ↓ Pin 37
35 36	Pin 35 : SIGIN1 Pin 36 : SIGIN2 Pin 35, 36	AV _{DD} TPin 31	AV _{SS} ↓ Pin 37
37	Analog ground3		
38	Unused (Must be connected to ground.)	AV _{DD} TPin 43	AV _{SS} ↓ Pin 39
39	Analog ground 4		

■ Pin Equivalent Circuits (continued)

Pin No.	Equivalent circuit
40 41 42	Pin 40 : LD Pin 41 : SDATA Pin 42 : SCK Pin 40, 41, 42 \longrightarrow W \bigcirc \bigcirc AV_{DD} AV_{SS} \bigvee Pin 43 \bigvee Pin 39
43	Analog system power supply 4
44	Unused (Must be connected to ground.)
45	Digital system ground 2
46	Digital system power supply 2
47	Unused (Must be connected to ground.)
48	NOE $1 \\ (48) \\$

Application Circuit Example



Note *: When the AD amplifier is used, signals should be input to pin 19 through a capacitor. (Assumed chrominance signal may be input.)

Usage Notes

The unused pins (pins 1, 15, 38, 44, and 47) are connected internally to the circuit shown in the "Pin Equivalent Circuits" table. Therefore, these pins must be held fixed at either V_{SS} or V_{DD} .

Request for your special attention and precautions in using the technical information and semiconductors described in this material

- (1) An export permit needs to be obtained from the competent authorities of the Japanese Government if any of the products or technologies described in this material and controlled under the "Foreign Exchange and Foreign Trade Law" is to be exported or taken out of Japan.
- (2) The technical information described in this material is limited to showing representative characteristics and applied circuit examples of the products. It does not constitute the warranting of industrial property, the granting of relative rights, or the granting of any license.
- (3) The products described in this material are intended to be used for standard applications or general electronic equipment (such as office equipment, communications equipment, measuring instruments and household appliances).

Consult our sales staff in advance for information on the following applications:

- Special applications (such as for airplanes, aerospace, automobiles, traffic control equipment, combustion equipment, life support systems and safety devices) in which exceptional quality and reliability are required, or if the failure or malfunction of the products may directly jeopardize life or harm the human body.
- Any applications other than the standard applications intended.
- (4) The products and product specifications described in this material are subject to change without notice for reasons of modification and/or improvement. At the final stage of your design, purchasing, or use of the products, therefore, ask for the most up-to-date Product Standards in advance to make sure that the latest specifications satisfy your requirements.
- (5) When designing your equipment, comply with the guaranteed values, in particular those of maximum rating, the range of operating power supply voltage and heat radiation characteristics. Otherwise, we will not be liable for any defect which may arise later in your equipment. Even when the products are used within the guaranteed values, redundant design is recommended, so that such equipment may not violate relevant laws or regulations because of the function of our products.
- (6) When using products for which dry packing is required, observe the conditions (including shelf life and after-unpacking standby time) agreed upon when specification sheets are individually exchanged.
- (7) No part of this material may be reprinted or reproduced by any means without written permission from our company.

Please read the following notes before using the datasheets

- A. These materials are intended as a reference to assist customers with the selection of Panasonic semiconductor products best suited to their applications.
 Due to modification or other reasons, any information contained in this material, such as available product types, technical data, and so on, is subject to change without notice.
 Customers are advised to contact our semiconductor sales office and obtain the latest information before starting precise technical research and/or purchasing activities.
- B. Panasonic is endeavoring to continually improve the quality and reliability of these materials but there is always the possibility that further rectifications will be required in the future. Therefore, Panasonic will not assume any liability for any damages arising from any errors etc. that may appear in this material.
- C. These materials are solely intended for a customer's individual use. Therefore, without the prior written approval of Panasonic, any other use such as reproducing, selling, or distributing this material to a third party, via the Internet or in any other way, is prohibited.