

A68C257 256K (32K x 8) CHMOS LATCHED EPROM

- Extended Automotive Temperature Range: -40°C to +125°C
- 6801, 6803, 68HC11 Microcomputer Compatible
 - Integrated Address Latch
 - Active-High Chip Enable
 - Active-High Output Enable
- 200 ns Maximum Access Time
- CMOS and TTL Compatible
- Low Power
 - 30 mA Max. Active
 - 100 μA Max. Standby

- Fast Programming
 - -- Quick-Pulse Programming™
 - Algorithm
 - Programming Time as Fast as 4 Seconds
- Noise Immunity Features
 - ± 10% V_{CC} Tolerance
 - Latch-up Immunity Through EPI Processing
- 28-Pin Cerdip and 32-Lead PLCC Packages

(See Packaging Spec., Order #231369)

Intel's 68C257 is a 256K-bit 5V-only CHMOS EPROM organized as 32,768 8-bit words. CHMOS*III-E circuitry provides high speed performance, low power, and noise immunity.

High-memory boot-up locations and active-high read strobes are characteristics of 68-family microcomputers. Address latches and inverters are required when traditional EPROMs are connected to these microcomputers. The 68C257 contains all of this circuitry in a single package for "no-glue" interfacing. Its integrated features reduce system cost, board space, power, inventory, incoming inspection, and design time and ensure performance that is superior to discrete-component alternatives.

Address inputs incorporate latches so designers can tie the 68C257's pins directly to a processor's multiplexed address/data pins. The independent ALE (Address Latch Enable) latches addresses without impacting access time. CE (Chip Enable) and OE (Output Enable) are active-high for "no-glue" interfaces to 68-family microcomputers.

The Quick-Pulse Programming™ algorithm quickly and reliably programs the 68C257 in four seconds or less.

Intel's EPI processing achieves the highest degree of latch-up protection. Address and data pins withstand stresses up to 100 mA from -1V to $V_{CC}\,+\,1V$.

*HMOS and CHMOS are patented processes of Intel Corporation.




Figure 1. Block Diagram

February 1991 Order Number: 290141-003



Pin Names

A ₀ -A ₁₄	ADDRESSES
00-07	OUTPUTS
OE, ŌĒ	OUTPUT ENABLE
CE, CE	CHIP ENABLE
ALE/V _{PP}	ADDRESS LATCH ENABLE/V _{PP}
N.C.	NO CONNECT
D.U.	DON'T USE

87C64	87C257
V _{PP}	ALE/V _{PP}
A ₁₂	A ₁₂
A ₇	A ₇
A ₆	A ₆
A ₅	A ₅
A ₄	A ₄
A ₃	A ₃
A ₂	A ₂
A ₁	A ₁
A ₀	A ₀
00	00
O ₁	O ₁
02	02
Gnd	Gnd

	A68C2	57
ALE/VPP	1 2 3 4 5 6 7 8 9 10 11 12 13	28 VCC 27 A14 26 A13 25 A8 24 A9 23 A11 22 OE 21 A10 20 CE 19 O ₅ 18 O ₆ 16 O ₄ 15 O ₃
•		290141-2

87C257	87C64
V _{CC}	V _{CC}
A ₁₄	PGM
A ₁₃	N.C.
A ₈	A ₈
A 9	A ₉
A ₁₁	A ₁₁
ŌĒ	ŌĒ
A ₁₀	A ₁₀
CE	ALE/CE
O ₇	07
06	06
O ₅	O ₅
O ₄	04
O ₃	O ₃

290141-2

Figure 2. DIP Pin Configuration

NOTE:

Intel "Universal Site"-Compatible EPROM Pin Configurations are Shown in the Blocks Adjacent.




Figure 3. PLCC Lead Configuration

290141-3


AUTOMOTIVE TEMPERATURE EPROMS

Intel Automotive EPROMs have received additional processing to enhance product characteristics. The automotive temperature range is -40° C to $+125^{\circ}$ C during operating modes.

AUTOMOTIVE OPTIONS

Versions

Speed	Packaging Options				
Versions	Cerdip	PLCC			
200V10	AD	AN			



Burn-In Bias and Timing Diagrams

5



ABSOLUTE MAXIMUM RATINGS*

NOTICE: This is a production data sheet. The specifications are subject to change without notice.

* WARNING: Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond the "Operating Conditions" may affect device reliability.

READ OPERATION

DC CHARACTERISTICS TTL and NMOS Inputs, $-40^{\circ}\text{C} \le T_{A} \le +125^{\circ}\text{C}$

Symbol	Parameter Input Load Current		Notes	Min	Typ(2)	Max	Units	Test Condition
ILL					0.01	1.0	μА	$V_{IN} = 0V \text{ to 5.5V}$
ILO	Output Leakage Curren	t				± 10	μΑ	$V_{OUT} = 0V \text{ to } 5.5V$
I _{SB} V _{CC} Current Standby		Switching				10	mA	CE = V _{II} , ALE = V _{IH}
	with Inputs— Stable					1.0	mA	CE = ALE = VII
I _{CC1}	V _{CC} Current Active		5			30	mA	CE = ALE = V _{IH}
V _{IL}	Input Low Voltage (±10% Supply)		1	-0.5		0.8	V	f = 5 MHz, I _{OUT} = 0 mA
VIH	Input High Voltage (±10% Supply)			2.0		V _{CC} + 0.5		
VOL	Output Low Voltage					0.45	V	I _{OL} = 2.1 mA
V _{OH}	Output High Voltage			2.4			V	I _{OH} = -400 μA
los	Output Short Circuit Cur	rent	6			100	mA	, , , , , , , , , , , , , , , , , , ,

DC CHARACTERISTICS CMOS Inputs, $-40^{\circ}\text{C} \le T_{A} \le +125^{\circ}\text{C}$

Symbol	Parameter		Notes	Min	Typ(2)	Max	Units	Test Condition
ILI	Input Load Current				0.01	1.0	μΑ	$V_{IN} = 0V \text{ to } 5.5V$
lo	Output Leakage Curren	t	1			± 10	μΑ	$V_{OUT} = 0V \text{ to } 5.5V$
I _{SB} V _{CC} Current Standby		Switching	4			6	mA	CE = GND, ALE = V _{CC}
	with Inputs— Stable					100	μΑ	CE = ALE = GND
ICC ₁	V _{CC} Current Active		5			15	mA	$CE = ALE = V_{IH}$ $f = 5 MHz, I_{OUT} = 0 mA$
V _{IL}	Input Low Voltage (± 10% Supply)			-0.2		0.8	V	
V _{IH}	Input High Voltage (± 10% Supply)			0.7 V _{CC}		V _{CC} + 0.2	V	
V _{OL}	Output Low Voltage					0.4	V	I _{OI} = 2.1 mA
V _{OH}	Output High Voltage			V _{CC} - 0.8			V	I _{OH} ≈ −2.5 mA
los	Output Short Circuit Current		6			100	mA	-

NOTES:

- 1. Minimum DC input voltage is 0.5V. During transitions, the inputs may undershoot to -2.0V for periods less than 20 ns. Maximum DC voltage on output pins is $V_{CC} + 0.5V$ which may overshoot to $V_{CC} + 2V$ for periods less than 20 ns. 2. Typical limits are at $V_{CC} = 5V$, $T_A = +25^{\circ}C$. 3. CE and ALE are $\pm 0.2V$. All other inputs can have any value within spec.
- 4. Maximum current value is with outputs O₀ to O₇ unloaded.
- 5. Output shorted for no more than one second. No more than one output shorted at a time. IOS is sampled but not 100% tested.



READ OPERATION

AC CHARACTERISTICS(1) $-40^{\circ}\text{C} \le T_{A} \le +125^{\circ}\text{C}$

Versions ⁽³⁾		V _{CC} ± 10%	68C257 N68C257	Unit	
Symbol	Characteris	stic	Min	Max	
t _{ACC}	Address to Output Delay			200	ns
t _{CE}	CE to Output Delay			200	ns
toE	OE to Output Delay		75	ns	
t _{DF} (2)	OE Low to Output High Z			40	ns
t _{OH} (2)	Output Hold from Addresse Change-Whichever is First	s, CE or OE	0		ns
t _{LL}	Latch Deselect Width		50		ns
t _{AL} (2)	Address to Latch Set-Up	15		ns	
t _{LA}	Address Hold from LATCH	30		ns	
tLOE	ALE to Output Enable		30		ns

NOTES:

1. See AC Testing Input/Output Waveforms for timing mea-

surements.

2. Guaranteed and sampled.

3. Model Number Prefixes: No Prefix = CERDIP


N = PLCC

AC CONDITIONS OF TEST

Input Rise and Fall Times (10% to 90%) 1	0 ns
Input Pulse Levels V _{OL} to	V_{OH}
Input Timing Reference Level	1.5V
Output Timing Reference LevelVIL and	d V _{IH}

5

AC WAVEFORMS



NOTES:

1. This parameter is only sampled and is not 100% tested.

2. OE may be delayed up to t_{CE}-t_{OE} after the rising edge of CE without impact on t_{CE}.




CAPACITANCE(1) TA = 25°C, f = 1.0 MHz

Symbol	Parameter	Max	Units	Conditions
C _{IN}	Address/Control Capacitance	6	pF	$V_{IN} = 0V$
C _{OUT}	Output Capacitance	12	pF	$V_{OUT} = 0V$

NOTE:


1. Sampled. Not 100% tested.

AC TESTING INPUT/OUTPUT WAVEFORM



AC testing inputs are driven at V_{OH} for a Logic "1" and V_{OL} for a Logic "0". Timing measurements are made at VIH for a Logic "1" and VIL for a Logic "0".

AC TESTING LOAD CIRCUIT



DEVICE OPERATION

Table 1 lists A68C257 operating modes. Read mode requires a single 5V power supply. All input levels are TTL or CMOS except A9 in inteligent Identifier mode and VPP.

Table 1. Mode Selection

Pins	CE	OE	Ag	A ₀	ALE/	V _{CC}	Outputs
Mode		OL.	~9	70	V _{PP}	▼CC	Outputs
Read	VIH	ViH	X(1)	Х	Х	5.0V	D _{OUT}
Output Disable	VIH	V _{IL}	×	×	Х	5.0V	High Z
Standby	VIL	Х	Х	×	Х	5.0V	High Z
Programming ⁽⁵⁾	VIL	VIH	×	×	(Note 4)	(Note 4)	D _{IN}
Program Verify ⁽⁵⁾	V _{IH}	VIL	X	Х	(Note 4)	(Note 4)	D _{OUT}
Optional Program Verify	V _{IH}	V _{IH}	×	×	V _{CC} (Note 4)	(Note 4)	D _{OUT}
Program Inhibit ⁽⁵⁾	ViH	VIH	Х	×	(Note 4)	(Note 4)	High Z
inteligent Identifier(3, 5) -Manufacturer	V _{IL}	VIL	V _H (2)	V _{IL}	×	Vcc	89 H
int _e ligent Identifier ^(3, 5) -A68C257	VIL	VIL	V _H (2)	V _{IH}	Х	V _{CC}	27 H

NOTES:

- 1. X can be V_{IL} or V_{IH} . 2. V_{H} = 12.0V \pm 0.5V.

3. A_1-A_8 , $A_{10-12}=V_{IL}$, $A_{13-14}=X$. 4. See Table 2 for V_{CC} and V_{PP} programming voltages.

5. During Inteligent Identifier Mode (Ag = VH) and Programming Modes (ALE/V_{PP} = 12.75V), CE and OE default to activelow enables.



Read Mode

The 68C257 has two control functions; both must be logically active to obtain data at the outputs. Chip Enable (CE) is the power control and the device-select. Output enable (OE) gates data to the output pins by controlling the output buffer. When the address is stable (ALE = V_{IH}) or latched (ALE = V_{IL}), the address access time (tACC) equals the delay from CE to output (tCE). Outputs display valid data toE after the rising edge of OE, assuming tACC and tCF times are met.

The 68C257 reduces the hardware interface in multiplexed address-data bus systems. Figure 4 shows a low power, small board space, minimal chip 68C257/microcontroller design. The processor's multiplexed bus (AD₀₋₇) is tied to the 68C257's address and data pins. No separate address latch is needed because the 68C257 latches all address inputs when ALE is low.

The ALE input controls the 68C257's internal address latch. As ALE transitions from V_{IH} to V_{II} , the last address present at the address pins is retained. The OE control can then enable EPROM data onto the bus.

The 68C257 is ideal for systems with program memory at high-address locations. Address decoders and "glue" chips can be eliminated by simply tying address line A₁₅ to the active-high CE. The 68C257's active-high OE input connects directly to a 68-family microcomputer's active-high READ strobe ("E" clock output).




Figure 4. A Typical Microcomputer/68C257 **System Configuration**

Standby Mode

The standby mode substantially reduces V_{CC} current. When CE = V_{II}, the standby mode places the outputs in a high impedance state, independent of the OE input.

Two Line Output Control

EPROMs are often used in larger memory arrays. Intel provides two contol inputs to accommodate multiple memory connections. Two-line control provides for:

- a) the lowest possible memory power dissipation,
- b) complete assurance that output bus contention will not occur.

To efficiently use these two control inputs, an address decoder should enable CE while OE should be connected to all memory-array devices and the system's active-high READ control line. This assures that only selected memory devices have active outputs while deselected memory devices are in lowpower standby mode.

SYSTEM CONSIDERATIONS

EPROM power switching characteristics require careful device decoupling. System designers are interested in three supply current (ICC) issues-standby current levels, active current levels, and transient current peaks produced by falling and rising edges of Chip Enable. Transient current magnitudes depend on the device outputs' capacitive and inductive loading. Two-Line Control and proper decoupling capacitor selection will suppress transient voltage peaks. Each device should have a 0.1 µF ceramic capacitor connected between its V_{CC} and GND. This high frequency, low inherent-inductance capacitor should be placed as close as possible to the device. Additionally, for every eight devices, a 4.7 µF electrolytic capacitor should be placed between V_{CC} and GND at the array's power supply connection. The bulk capacitor will overcome voltage slumps caused by PC board trace inductances.

5

PROGRAMMING MODES

Caution: Exceeding 14V on VPP will permanently damage the device.

Initially, and after each erasure, all EPROM bits are in the "1" state. Data is introduced by selectively programming "0s" into the desired bit locations. Although only "0s" are programmed, the data word



can contain both "1s" and "0s". Ultraviolet light erasure is the only way to change "0s" to "1s".

The programming mode is entered when V_{PP} is raised to its programming voltage (see Table 2). Data is programmed by applying an 8-bit word to the output pins (O_{0-7}) . Pulsing CE to TTL-low while $OE = V_{IH}$ will program data. TTL levels are required for address and data inputs.

To simplify programming, CE and OE inputs default to active-low (as opposed to read modes active-high) enables when either $A_9 = V_H$ or ALE/Vpp is at its programming voltage (12.75V). This allows programming equipment to identify the 68C257 and program it with a standard programming algorithm. The 68C257 uses the same programming algorithm as the 87C257. Programming equipment that programs one device can also program its counterpart.

Program Inhibit

The Program Inhibit mode allows parallel programming of multiple EPROMs with different data. With Vpp at its programming voltage, a CE-low pulse programs the desired EPROM. CE-high inputs inhibit programming of non-targeted devices. Except for CE and OE, parallel EPROMs may have common inputs.

Program Verify

With V_{PP} and V_{CC} at their programming voltages, a verify (read) determines that bits are correctly programmed. The verify is performed with CE = V_{IH} and OE = V_{IL}. Valid data is available t_{OE} after OE falls low.

Optional Program Verify

The optional verify allows parallel programming and verification when several devices share a common bus. It is performed with CE = OE = V $_{IH}$ and V $_{PP}$ = V $_{CC}$ = 6.25V. The normal read mode is then used for program verify. Outputs will tri-state depending on OE and CE.

inteligent Identifier™ Mode

The int_eligent Identifier Mode will determine an EPROM's manufacturer and device type. Programming equipment can automatically match a device with its proper programming algorithm.

This mode is activated when programming equipment forces 12V $\pm 0.5 V$ on the EPROM's A9 address line. With A1-A8, A10-A12 = V1L (A13-14 are don't-care), address line A0 = V1L will present the manufacturer's code and A0 = V1H the device code (see Table 1). When A9 = VH, CE and OE default to active-low and ALE need not be toggled to latch each identifier address. This mode functions in the 25°C $\pm 5^{\circ} C$ ambient temperature range required during programming.

ERASURE CHARACTERISTICS (FOR CERDIP EPROMS)

Exposure to light of wavelength shorter than 4000 Angstroms (Å) begins EPROM erasure. Sunlight and some fluorescent lamps have wavelengths in the 3000–4000Å range. Constant exposure to room-level fluorescent light can erase an EPROM in about 3 years (about 1 week for direct sunlight). Opaque labels over the window will prevent unintentional erasure under these lighting conditions.

The recommended erasure procedure is exposure to 2537Å ultraviolet light. The minimum integrated dose (intensity x exposure time) is 15 Wsec/cm². Erasure time using a 12000 μ W/cm² ultraviolet lamp is approximately 15 to 20 minutes. The EPROM should be placed about 1 inch from the lamp. The maximum integrated dose is 7258 Wsec/cm² (1 week @ 12000 μ W/cm²). High intensity UV light exposure for longer periods can cause permanent damage.

CHMOS NOISE CHARACTERISTICS

System reliability is enhanced by Intel's CHMOS EPI-process techniques. Protection on each data and address pin prevents latch-up; even with 100 mA currents and voltages from $-1\mbox{V}$ to \mbox{V}_{CC} + $1\mbox{V}$. Additionally, the Vpp pin is designed to resist latch-up to the 14V maximum device limit.






Figure 5. Quick-Pulse Programming™ Algorithm

Quick-Pulse Programming™ Algorithm

The Quick-Pulse Programming algorithm programs Intel's 68C257 EPROM. Developed to substantially reduce production programming throughput time, this algorithm can program a 68C257 in under four seconds. Actual programming time depends on the PROM programmer used.

The Quick-Pulse Programming algorithm uses a 100 microsecond initial-pulse followed by a byte verification to determine when the addressed byte is correctly programmed. The algorithm terminates if 25 100 µs pulses fail to program a byte. Figure 5 shows the Quick-Pulse Programming algorithm flowchart.

The entire program-pulse/byte-verify sequence is performed with $V_{CC}=6.25 V$ and $V_{PP}=12.75 V$. When programming is complete, all bytes should be compared to the original data with $V_{CC}=5.0 V$.

In addition to the Quick-Pulse Programming Algorithm, the 68C257 has also been characterized for the Quick-Board Programming Algorithm. The Quick-Board Programming Algorithm was developed for specific automotive applications using Intel's 1.0 micron EPROM products. Contact the factory or an automotive sale representative for any information regarding the Quick-Board Programming Algorithm.



DC PROGRAMMING CHARACTERISTICS $T_A = 25^{\circ}C \pm 5^{\circ}C$

Table 2

lable 2								
Symbol	Parameter		Test Conditions					
		Min	Max	Unit	rest conditions			
ILI	Input Current (All Inputs)		1.0	μΑ	$V_{IN} = V_{IL} \text{ or } V_{IH}$			
V _{IL}	Input Low Level (All Inputs)	-0.2	0.8	V				
VIH	Input High Level	2.0	V _{CC} + 0.5	٧				
V _{OL}	Output Low Voltage During Verify		0.4	٧	I _{OL} = 2.1 mA			
V _{OH}	Output High Voltage During Verify	V _{CC} - 0.8		٧	$I_{OH} = -400 \mu A$			
I _{CC2} (3)	V _{CC} Supply Current		30	mA				
I _{PP2} (3)	V _{PP} Supply Current (Program)		50	mA	CE = V _{IL}			
V_{ID}	A ₉ int _e ligent Identifier Voltage	11.5	12.5	٧				
V _{PP} (1)	Programming Voltage	12.5	13.0	V				
V _{CC} ⁽¹⁾	Supply Voltage During Programming	6.0	6.5	V				

AC PROGRAMMING CHARACTERISTICS

 $T_A = 25^{\circ}C \pm 5^{\circ}C$; see Table 2 for V_{CC} and V_{PP} voltages.


Symbol	Parameter	Limits				Conditions
· · · · · · · · · · · · · · · · · · ·		Min	Тур	Max	Unit	Conditions
t _{AS}	Address Setup Time	2			μs	
toes	OE Setup Time	2			μs	
t _{DS}	Data Setup Time	2			μs	
t _{AH}	Address Hold Time	0			μs	
t _{DH}	Data Hold Time	2		-	μs	
t _{DFP} (2)	OE High to Output Float Delay	0		130	ns	
t _{VPS} (1)	V _{PP} Setup Time	2			μs	
t _{VCS} ⁽¹⁾	V _{CC} Setup Time	2			μs	
t _{PW}	CE Program Pulse Width	95	100	105	μs	
toE	Data Valid from OE			150	ns	

NOTES:

1. V_{CC} must be applied simultaneously or before V_{PP} and removed simultaneously or after V_{PP}.

3. The maximum current value is with outputs 00 to 07 unloaded.

^{2.} This parameter is only sampled and is not 100% tested. Output Float is defined as the point where data is no longer driven—see timing diagram.




- The input timing reference level is $V_{IL}=0.8V$ and $V_{IH}=2V$.
- toe and torp are device characteristics but must be accommodated by the programmer.
- 3. To prevent device damage during programming, a 0.1 μF capacitor is required between Vpp and ground to suppress spurious voltage transients. 4. During programming, the address latch function is bypassed whenever Vpp = 12.75V or Ag = VH. When Vpp and Ag are at TTL levels, the address latch function is enabled, and the device functions in read mode.

5. Vpp can be 12.75V during Blank Check and Final Verify, if so, CE must be VIH.

5



ORDERING INFORMATION



Valid Combinations:

AD68C257-200V10 AN68C257-200V10

REVISION HISTORY

Number	Description
003	Deleted reference to Intel's inteligent Programming Algorithm
	Added new Quick-Board Programming Algorithm.