

FEATURES/BENEFITS

- Enhanced N channel FET with no inherent diode to V_{CC}
- Bidirectional switches connect inputs to outputs
- Pin compatible with the 74126 function
- Available in QSOP (Q), SOIC (S1)
- Undershoot clamp diodes on all switch and control inputs
- Zero propagation delay, zero ground bounce

FEATURES/BENEFITS

- Active high enabling
- Hot-docking, hot-swapping (Application Note AN-13)
- Voltage translation (5V to 3.3V; Application Note AN-11)
- Logic replacement (data processing)
- Power conservation
- Capacitance reduction and isolation (workstations, mass storage)
- Bus isolation
- Clock gating

DESCRIPTION

The QS3126 provides a set of four high-speed CMOS switches connecting inputs to outputs. The low ON resistance of the QS3126 allows inputs to be connected to outputs without propagation delay and without generating additional ground bounce noise. Individual active high enables (OE) are used to turn the switches on. The QS3126 is ideal for signal and control switching since the device adds no noise, ground bounce, propagation delay, or significant power consumption to the system.

QuickSwitch devices provide an order of magnitude faster speed than conventional logic devices.

Figure 1. Functional Block Diagram






Table 1. Pin Description

Name	I/O	Description
1A-4A	I/O	Bus A
1Y-4Y	I/O	Bus B
1OE-4OE	I	Bus Switch Enable

**Figure 2. Pin Configuration
(All Pins Top View)****Table 2. Function Table**

nOE	nA	nY	Function
H	H	H	Connect
H	L	L	Connect
L	X	X	Disconnect

**Table 3. Absolute Maximum Ratings**

Supply Voltage to Ground	-0.5V to +7.0V
DC Switch Voltage V _S	-0.5V to +7.0V
DC Input Voltage V _{IN}	-0.5V to +7.0V
AC Input Voltage (for a pulse width ≤ 20ns)	-3.0V
DC Output Current Max. Sink Current/Pin	120mA
Maximum Power Dissipation	0.5 watts
T _{STG} Storage Temperature	-65° to +150°C

Note: ABSOLUTE MAXIMUM CONTINUOUS RATINGS are those values beyond which damage to the device may occur. Exposure to these conditions or conditions beyond those indicated may adversely affect device reliability. Functional operation under absolute-maximum conditions is not implied.

Table 4. Capacitance

Pins	QSOP, SOIC		
	Typ	Max	Unit
Control Inputs	3	5	pF
QuickSwitch Channels (Switch OFF)	5	7	pF

Note: Capacitance is guaranteed but not production tested and are typical values. For total capacitance while the switch is ON, please see Section 1 under "Input and Switch Capacitance."

Table 5. DC Electrical Characteristics Over Operating Range $T_A = -40^\circ\text{C}$ to 85°C , $V_{CC} = 5.0\text{V} \pm 5\%$

Symbol	Parameter	Test Conditions	Min	Typ ⁽¹⁾	Max	Unit
V_{IH}	Input HIGH Voltage	Guaranteed Logic HIGH for Control Pins	2.0	—	—	V
V_{IL}	Input LOW Voltage	Guaranteed Logic LOW for Control Pins	—	—	0.8	V
$ I_{IN} $	Input Leakage Current (Control Inputs)	$0\text{V} \leq V_{IN} \leq V_{CC}$	—	—	1	μA
$ I_{OZ} $	Off-State Current (Hi-Z)	$0\text{V} \leq V_{OUT} \leq V_{CC}$, Switches OFF	—	—	1	μA
R_{ON}	Switch On Resistance ^(2,3)	$V_{CC} = \text{Min.}, V_{IN} = 0.0\text{V}, I_{ON} = 30\text{mA}$ $V_{CC} = \text{Min.}, V_{IN} = 2.4\text{V}, I_{ON} = 15\text{mA}$	—	5	7	Ω
V_P	Pass Voltage ⁽⁴⁾	$V_{IN} = V_{CC} = 5\text{V}, I_{OUT} = -5\mu\text{A}$	3.7	4	4.2	V

Notes:

1. Typical values indicate $V_{CC} = 5.0\text{V}$ and $T_A = 25^\circ\text{C}$.
2. For a diagram explaining the procedure for R_{ON} measurement, please see Section 1 under "DC Electrical Characteristics".
3. R_{ON} guaranteed, but not production tested.
4. Pass Voltage is guaranteed, but not production tested.


Figure 3. Typical ON Resistance vs V_{IN} at $V_{CC} = 5.0\text{V}$ 

Table 6. Power Supply Characteristics $T_A = -40^\circ\text{C}$ to 85°C , $V_{CC} = 5.0\text{V} \pm 5\%$

Symbol	Parameter	Test Conditions ⁽¹⁾	Max	Unit
I_{CCQ}	Quiescent Power Supply Current	$V_{CC} = \text{Max.}$, $V_{IN} = \text{GND or } V_{CC}$, $f = 0$	3.0	μA
ΔI_{CC}	Power Supply Current ⁽²⁾ per Input HIGH	$V_{CC} = \text{Max.}$, $V_{IN} = 3.4\text{V}$, $f = 0$ per control input	1.25	mA
Q_{CCD}	Dynamic Power Supply Current per MHz ⁽³⁾	$V_{CC} = \text{Max.}$, A and Y Pins Open, Controls Inputs Toggling @ 50% Duty Cycle	0.25	mA/MHz

Notes:

- For conditions shown as Min. or Max., use the appropriate values specified under DC specifications.
- Per TTL driven input ($V_{IN} = 3.4\text{V}$, control inputs only). A and Y pins do not contribute to I_{CC} .
- This current applies to the control inputs only and represents the current required to switch internal capacitance at the specified frequency. The A and Y inputs generate no significant AC or DC currents as they change states. This parameter is guaranteed, but not production tested.

Table 7. Switching Characteristics Over Operating Range $T_A = -40^\circ\text{C}$ to 85°C , $V_{CC} = 5.0\text{V} \pm 5\%$ $C_{LOAD} = 50\text{pF}$, $R_{LOAD} = 500\Omega$ unless otherwise noted.



Symbol	Description ⁽¹⁾	QS3126			Unit
		Min	Typ	Max	
t_{PLH}	Data Propagation Delay ^(2,3) A to Y	—	—	0.25 ⁽³⁾	ns
t_{PHL}					
t_{PZH}	Switch Turn-on Delay OE to nA/nY	1.5	—	6.5	ns
t_{PZL}					
t_{PHZ}	Switch Turn-off Delay ⁽²⁾ OE to nA/nY	1.5	—	5.5	ns
t_{PLZ}					

Notes:

- See Test Circuit and Waveforms. Minimums guaranteed but not production tested.
- This parameter is guaranteed, but not production tested.
- The bus switch contributes no propagation delay other than the RC delay of the ON resistance of the switch and the load capacitance. The time constant for the switch alone is of the order of 0.25ns for 50pF. Since this time constant is much smaller than the rise/fall times of typical driving signals, it adds very little propagation delay to the system. Propagation delay of the bus switch when used in a system is determined by the driving circuit on the driving side of the switch and its interaction with the load on the driven side.

300-MIL SOIC - Package Code SO

Plastic Small Outline Gull-Wing



Notes:

1. Refer to applicable symbol list.
2. All dimensions are in inches.
3. N is the number of lead positions.
4. Dimensions D and E are to be measured at maximum material condition but do not include mold flash. Allowable mold flash is 0.006in. per side.
5. Lead coplanarity is 0.004in. maximum.



JEDEC#	MS-013AA		MS-013AC		MS-013AD		MS-013AE	
DWG#	PS16A		PS20A		PS24A		PS28A	
Symbol	Min	Max	Min	Max	Min	Max	Min	Max
A	0.096	0.104	0.096	0.104	0.096	0.104	0.096	0.104
A1	0.005	0.011	0.005	0.011	0.005	0.011	0.005	0.011
B	0.014	0.019	0.014	0.019	0.014	0.019	0.014	0.019
C	0.009	0.012	0.009	0.012	0.009	0.012	0.009	0.012
D	0.402	0.412	0.500	0.510	0.602	0.612	0.701	0.711
E	0.292	0.299	0.292	0.299	0.292	0.299	0.292	0.299
e	0.044	0.056	0.044	0.056	0.044	0.056	0.044	0.056
H	0.396	0.416	0.396	0.416	0.396	0.416	0.396	0.416
h	0.010	0.016	0.010	0.016	0.010	0.016	0.010	0.016
L	0.020	0.040	0.020	0.040	0.020	0.040	0.020	0.040
N	16		20		24		28	
α	0°	8°	0°	8°	0°	8°	0°	8°

■ 7466803 0003749 900 ■

150-MIL QSOP - Package Code Q

Quarter-Size Outline Package

Plastic Small Outline Gull-Wing



JEDEC#	MO-137AB			MO-137AD			MO-137AE			MO-137AF		
DWG#	PSS-16A			PSS-20A			PSS-24A			PSS-28A		
Symbol	Min	Nom	Max									
A	0.060	0.064	0.068	0.060	0.064	0.068	0.060	0.064	0.068	0.060	0.064	0.068
A1	0.004	0.006	0.008	0.004	0.006	0.008	0.004	0.006	0.008	0.004	0.006	0.008
B	0.009	0.010	0.012	0.009	0.010	0.012	0.009	0.010	0.012	0.009	0.010	0.012
C	0.007	0.008	0.010	0.007	0.008	0.010	0.007	0.008	0.010	0.007	0.008	0.010
D	0.189	0.193	0.197	0.337	0.341	0.344	0.337	0.341	0.344	0.386	0.390	0.394
E	0.150	0.154	0.157	0.150	0.154	0.157	0.150	0.154	0.157	0.150	0.154	0.157
e	0.025 BSC											
H	0.230	0.236	0.244	0.230	0.236	0.244	0.230	0.236	0.244	0.230	0.236	0.244
h	0.010	0.013	0.016	0.010	0.013	0.016	0.010	0.013	0.016	0.010	0.013	0.016
L	0.016	0.025	0.035	0.016	0.025	0.035	0.016	0.025	0.035	0.016	0.025	0.035
N	16			20			24			28		
α	0°	5°	8°	0°	5°	8°	0°	5°	8°	0°	5°	8°
S	0.006	0.009	0.010	0.056	0.058	0.060	0.031	0.033	0.035	0.031	0.033	0.035

■ 7466803 0003751 569 ■

QUALITY SEMICONDUCTOR, INC.