

High-Speed 3.3V CMOS 8-Bit Transparent Latch with Output Resistor and Bus Hold

QS74LCX2H573

FEATURES/BENEFITS

- 5V tolerant inputs and outputs
- 25Ω series resistor for low switching noise
- Bus Hold feature holds last active state during 3-state operation
- 10μA I_{CCQ} quiescent power supply current
- Hot insertable
- 2.0V-3.6V V_{CC} supply operation
- ±12mA balanced output drive
- Power down high impedance inputs and outputs
- Meets or exceeds JEDEC 36 specifications
- C speed performance: $t_{PD} = 5.4ns$
- Input hysteresis for noise immunity
- Operating temperature range:
-40°C to 85°C
- Latch-up performance exceeds 500mA
- Packages available:
20-pin QSOP
20-pin SOIC

DESCRIPTION

The LCX2H573 is an 8-bit buffered latch with three-state outputs that is ideal for driving high capacitance loads such as memory address and data buses. The QS74LCX2H573 with integrated output resistor is ideally suited for low noise environments where reduced output overshoot and undershoot are critical requirements. Bus Hold circuitry on the data inputs retains the last active state during 3-state operation, eliminating the need for external pull-up resistors. The 3.3V LCXPlus family features low power, low switching noise, and fast switching speeds for low power portable applications as well as high-end, advanced workstation applications. 5V tolerant inputs and outputs allow this LCXPlus product to be used in mixed 5V and 3.3V applications. To accommodate hot-plug or live insertion applications, this product is designed not to load an active bus when V_{CC} is removed.

Figure 1. Functional Block Diagram




Figure 2. Pin Configurations
(All Pins Top View)




Table 1. Pin Description

Name	I/O	Description
D_i	I	Data Inputs (Bus Hold Inputs)
O_i	O	Data Outputs
LE	I	Latch Enable
$\overline{OE}$	I	Output Enable

4

Table 2. Function Table

Inputs			Internal Q Value	Outputs O_i	Function
$\overline{OE}$	LE	D_i			
H	X	X	X	Z	Disable Outputs
L	L	X	L	L	Enable Outputs
L	L	X	H	H	
X	H	L	L	L	Pass Input Data
X	H	H	H	H	
L	L	X	Q	Q	Hold Prior Data

Table 3. Capacitance

Symbol	Pins	Typ	Unit	Conditions
C_{IN}	Input Capacitance	7.0	pF	$V_{IN} = 0V$, $V_{OUT} = 0V$, $f = 1MHz$
$C_{I/O}$	I/O Capacitance	8.0	pF	$V_{IN} = 0V$, $V_{OUT} = 0V$, $f = 1MHz$
C_{PD}	Power Dissipation Capacitance	20	pF	$V_{CC} = 3.3V$, $V_{IN} = 0V$, or V_{CC} $f = 10MHz$

Note: Capacitance is characterized, but not production tested.

Table 4. Absolute Maximum Ratings

Supply Voltage to Ground	–0.5V to 7.0V
DC Output Voltage V_{OUT}	
Outputs HIGH-Z	–0.5V to 7.0V
Outputs Active	–0.5V to $V_{CC} + 0.5V$
DC Input Voltage V_{IN}	–0.5V to 7.0V
DC Input Diode Current with $V_{IN} < 0$	–50mA
DC Output Diode Current	
$V_O < 0$	–50mA
$V_O > V_{CC}$	50mA
DC Output Source/Sink Current (I_{OH}/I_{OL})	$\pm 50mA$
DC Supply Current per Supply Pin	$\pm 100mA$
DC Ground Current per Ground Pin	$\pm 100mA$
T_{STG} Storage Temperature	–65° to 150°C

Note: Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to QSI devices that result in functional or reliability type failures.

Table 5. Recommended Operating Conditions

Symbol	Parameter	Min	Max	Unit
V_{CC}	Supply Voltage, Operating	2.0	3.6	V
	Supply Voltage, Data Retention Only	1.5	3.6	
V_{IN}	Input Voltage	0	5.5	V
V_{OUT}	Output Voltage in Active State	0	V_{CC}	V
V_{OUT}	Output Voltage in "OFF" State	0	5.5	V
I_{OH}/I_{OL}	Output Current	$V_{CC} = 3.0 - 3.6V$	± 12	mA
		$V_{CC} = 2.7V$	± 6	
$\Delta t/\Delta v$	Input Transition Slew Rate	—	10	ns/V
T_A	Operating Free Air Temperature	–40	85	°C

Table 6. DC Electrical Characteristics Over Operating RangeIndustrial Temperature Range, $T_A = -40^{\circ}\text{C}$ to 85°C .

Symbol	Parameter	Test Conditions ⁽¹⁾	Min	Typ ⁽²⁾	Max	Unit
V_{IH}	Input HIGH Voltage	Logic HIGH for All Inputs	2.0	—	—	V
V_{IL}	Input LOW Voltage	Logic LOW for All Inputs	—	—	0.8	V
V_{OH}	Output HIGH Voltage	$V_{CC} = 2.7\text{V}$, $I_{OH} = -100\mu\text{A}$ $V_{CC} = 3.0\text{V}$, $I_{OH} = -12\text{mA}$ $V_{CC} = 3.0\text{V}$, $I_{OH} = -18\text{mA}$	$V_{CC} - 0.2$ 2.4 2.2	— — —	— — —	V
V_{OL}	Output LOW Voltage	$V_{CC} = 2.7\text{V}$, $I_{OL} = 100\mu\text{A}$ $V_{CC} = 3.0\text{V}$, $I_{OL} = 12\text{mA}$ $V_{CC} = 3.0\text{V}$, $I_{OL} = 18\text{mA}$	— — —	— — —	0.2 0.55 0.8	V
R_{OUT}	Output Resistance	$V_{CC} = 3.0\text{V}$, $I_{OL} = 12\text{mA}$	—	28	—	Ω
ΔV_T	Input Hysteresis ⁽³⁾	$V_{TLH} - V_{THL}$ for All Inputs	—	150	—	mV
$ I_{OZ} $	Off-State Output Current (Hi-Z)	$V_{CC} = 3.6\text{V}$, $V_O = 0\text{V}$, $V_O = 5.5\text{V}$	—	—	1.0	μA
I_{OS}	Short Circuit Current ^(3,4)	$V_{CC} = 3.6\text{V}$, $V_{OUT} = \text{GND}$	-60	—	-200	mA
I_{OR}	Current Drive ⁽³⁾	$V_{CC} = 3.6\text{V}$, $V_{OUT} = 2.0\text{V}$	40	—	—	mA
V_{IK}	Input Clamp Voltage	$V_{CC} = 2.7\text{V}$, $I_{IN} = -18\text{mA}$	—	-0.7	-1.2	V
I_I	Input Leakage Current	$V_I = 0\text{V}$, $V_I = 5.5\text{V}$, $V_{CC} = 3.6\text{V}$	—	—	± 1.0	μA
$ I_{BH} $	Input Current Input HIGH or LOW Bus Hold Inputs ^(3,5)	$V_{CC} = 3.6\text{V}$, $V_{IN} = 0\text{V}$ or $V_{IN} = V_{CC}$ $V_{CC} = 3.6\text{V}$, $0.8 < V_{IN} < 2.0\text{V}$	— —	— —	50 500 ⁽⁶⁾	μA μA
I_{BHH}	Bus Hold Sustaining Current	$V_{CC} = 3.0\text{V}$ $V_{IN} = 2.0\text{V}$	-75	—	—	μA
I_{BHL}	Bus Hold Inputs	$V_{IN} = 0.8\text{V}$	75	—	—	μA
I_{OFF}	Power Off Leakage	$V_{CC} = 0\text{V}$, V_I or $V_O = 5.5\text{V}$	—	—	10	μA

Notes:

- For conditions shown as Min. or Max. use appropriate value specified under Recommended Operating Conditions for the applicable device type.
- Typical values are at $V_{CC} = 3.3\text{V}$ and $T_A = 25^{\circ}\text{C}$.
- These parameters are guaranteed by characterization, but not production tested.
- Not more than one output should be tested at one time. Duration of test should not exceed one second.
- Pins with Bus Hold are identified in the Pin Description.
- An external driver must provide at least $|I_{BH}|$ during transition to guarantee that the Bus Hold input will change state.

Table 7. Power Supply Characteristics

Symbol	Parameter	Test Conditions ⁽¹⁾	Typ ⁽²⁾	Max	Unit
I_{CC}	Quiescent Power Supply Current	$V_{CC} = 3.6V$, Freq = 0 $V_{IN} = GND$ or V_{CC}	0.1	10	μA
ΔI_{CC}	Supply Current per Input @ TTL HIGH ⁽³⁾	$V_{CC} = 3.6V$ $V_{IN} = V_{CC} - 0.6V$, Freq = 0	Control Inputs	2.0	30 μA
			Bus Hold Inputs	—	500 μA
I_{CCD}	Supply Current per Input per MHz ⁽⁴⁾	$V_{CC} = 3.6V$, Outputs Open One Bit Toggling @ 50% Duty Cycle $\overline{OE} = GND$	50	75	$\mu A / MHz$
I_C	Total Power Supply Current ⁽⁶⁾	$V_{CC} = 3.6V$, Outputs Open One Bit Toggling @ 50% Duty Cycle $\overline{OE} = GND$, $f = 10MHz$	$V_{IN} = V_{CC} - 0.6V$ $V_{IN} = GND$	0.5 ⁽⁵⁾	1.0 ⁽⁵⁾ mA
		$V_{CC} = 3.6V$, Outputs Open Eight Bits Toggling @ 50% Duty Cycle $\overline{OE} = GND$, $f = 2.5MHz$	$V_{IN} = V_{CC} - 0.6V$ $V_{IN} = GND$	1.0 ⁽⁵⁾	3.5 ⁽⁵⁾ mA

Notes:

- For conditions shown as Min. or Max., use the appropriate values specified under Recommended Operating Conditions for applicable device type.
- Typical values are at $V_{CC} = 3.3V$, 25°C ambient.
- Per TTL driven input. All other inputs at V_{CC} or GND.
- This parameter is not directly testable, but is derived for use in total power supply calculations.
- Values for these conditions are examples of the I_{CC} formula. These limits are guaranteed by design but not tested.
- $I_C = I_{QUIESCENT} + I_{INPUTS} + I_{DYNAMIC}$
 $I_C = I_{CCQ} + \Delta I_{CC} D_H N_T + I_{CCD} f N_O$
 I_{CCQ} = Quiescent Current (I_{CCL} , I_{CCH} , and I_{CCZ}).
 ΔI_{CC} = Power Supply Current for a TTL-High Input ($V_{IN} = V_{CC} - 0.6V$).
 D_H = Duty Cycle for TTL High Inputs.
 N_T = Number of TTL High Inputs.
 I_{CCD} = Dynamic Current Caused by an Input Transition Pair (HLH or LHL).
 f = Average Switching Frequency per Output.
 N_O = Number of Outputs Switching.

Table 8. Dynamic Switching Characteristics⁽¹⁾

Symbol	Parameter	Conditions	V_{CC} (V)	$T_A = 25^\circ C$	Units
				Typical	
V_{OLP}	Quiet Output Dynamic Peak V_{OL}	$C_L = 30pF$, $V_{IH} = 3.3V$, $V_{IL} = 0V$	3.3	0.8	V
V_{OLV}	Quiet Output Dynamic Valley V_{OL}	$C_L = 30pF$, $V_{IH} = 3.3V$, $V_{IL} = 0V$	3.3	0.8	V

Note:

- Characterized but not production tested.

Table 9. Switching Characteristics Over Operating RangeIndustrial Temperature Range, $T_A = -40^{\circ}\text{C}$ to 85°C . $C_{\text{LOAD}} = 30\text{pF}$, $R_{\text{LOAD}} = 500\Omega$ unless otherwise noted.

Symbol	Description ⁽¹⁾	2H573				2H573C		Unit
		V _{CC} = 3.3 ±0.3V		V _{CC} = 2.7V ⁽²⁾		V _{CC} = 3.3V ±0.3V		
		Min	Max	Min	Max	Min	Max	
t _{PHL} t _{PLH}	Propagation Delay Di to Oi	1.5	8.0	1.5	9.0	1.5	5.4	ns
t _{PHL} t _{PLH}	Propagation Delay LE to Oi	1.5	8.5	1.5	9.5	2.0	5.5	ns
t _{PZH} t _{PZL}	Output Enable Time $\overline{\text{OE}}$ to Oi	1.5	8.5	1.5	9.5	1.5	6.2	ns
t _{PHZ} t _{PLZ}	Output Disable Time $\overline{\text{OE}}$ to Oi ⁽²⁾	1.5	6.5	1.5	7.0	1.5	6.0	ns
t _S	Data Setup Time Di to LE HIGH to LOW	2.5	—	2.5	—	2.0	—	ns
t _H	Data Hold Time Di to LE HIGH to LOW	1.5	—	1.5	—	1.5	—	ns
t _W	LE Pulse Width HIGH or LOW ⁽²⁾	3.3	—	3.3	—	3.3	—	ns
t _{SK(O)}	Output Skew ⁽³⁾	—	0.5	—	—	—	0.5	ns

Notes:

1. Minimums guaranteed but not production tested. See test circuit and waveforms.
2. Guaranteed by characterization.
3. Skew between any two outputs of the same package switching in the same direction. This parameter is guaranteed by characterization, but not production tested.

TEST CIRCUIT AND WAVEFORMS

Figure 3. Test Circuit




Figure 4. Setup, Hold, and Release Timing




Figure 6. Pulse Width




Figure 5. Enable and Disable Timing







Figure 7. Propagation Delay



Notes:

1. Input Control Enable = LOW and Input Control Disable = HIGH.
2. Pulse Generator for All Pulses: Rate $\leq 1.0\text{MHz}$;
 $Z_{OUT} \leq 50\Omega$; t_F , $t_R \leq 2.5\text{ns}$.

300-MIL SOIC - Package Code SO **Plastic Small Outline Gull-Wing**



Notes:


1. Refer to applicable symbol list.
2. All dimensions are in inches.
3. N is the number of lead positions.
4. Dimensions D and E are to be measured at maximum material condition but do not include mold flash. Allowable mold flash is 0.006in. per side.
5. Lead coplanarity is 0.004in. maximum.

JEDEC#	MS-013AA		MS-013AC		MS-013AD		MS-013AE	
DWG#	PS16A		PS20A		PS24A		PS28A	
Symbol	Min	Max	Min	Max	Min	Max	Min	Max
A	0.096	0.104	0.096	0.104	0.096	0.104	0.096	0.104
A1	0.005	0.011	0.005	0.011	0.005	0.011	0.005	0.011
B	0.014	0.019	0.014	0.019	0.014	0.019	0.014	0.019
C	0.009	0.012	0.009	0.012	0.009	0.012	0.009	0.012
D	0.402	0.412	0.500	0.510	0.602	0.612	0.701	0.711
E	0.292	0.299	0.292	0.299	0.292	0.299	0.292	0.299
e	0.044	0.056	0.044	0.056	0.044	0.056	0.044	0.056
H	0.396	0.416	0.396	0.416	0.396	0.416	0.396	0.416
h	0.010	0.016	0.010	0.016	0.010	0.016	0.010	0.016
L	0.020	0.040	0.020	0.040	0.020	0.040	0.020	0.040
N	16		20		24		28	
α	0°	8°	0°	8°	0°	8°	0°	8°

7466803 0003749 900

QUALITY SEMICONDUCTOR, INC.

150-MIL SOIC - Package Code S1
Plastic Small Outline Gull-Wing




Notes:

1. Refer to applicable symbol list.
2. All dimensions are in inches.
3. N is the number of lead positions.
4. Dimensions D and E are to be measured at maximum material condition but do not include mold flash. Allowable mold flash is 0.006 in. per side.
5. Lead coplanarity is 0.004 in. maximum.

JEDEC#	MS-012AB			MS-012AC		
DWG#	PS-14B			PS-16B		
Symbol	Min	Nom	Max	Min	Nom	Max
A	0.060	0.064	0.068	0.060	0.064	0.068
A1	0.004	0.006	0.008	0.004	0.006	0.008
B	0.014	0.016	0.019	0.014	0.016	0.019
C	0.0075	0.008	0.0098	0.0075	0.008	0.0098
D	0.337	0.341	0.346	0.386	0.390	0.394
E	0.150	0.154	0.157	0.150	0.154	0.157
e	0.050 BSC			0.050 BSC		
H	0.230	0.236	0.244	0.230	0.236	0.244
h	0.010	0.013	0.016	0.010	0.013	0.016
L	0.016	0.025	0.035	0.016	0.025	0.035
N	14			16		
α	0°	5°	8°	0°	5°	8°

150-MIL QSOP - Package Code Q

**Quarter-Size Outline Package
Plastic Small Outline Gull-Wing**



Notes:

1. Refer to applicable symbol list.
2. All dimensions are in inches.
3. N is the number of lead positions.
4. Dimensions D and E are to be measured at maximum material condition but do not include mold flash. Allowable mold flash is 0.006in. per side.
5. Lead coplanarity is 0.004in. maximum.

JEDEC#	MO-137AB			MO-137AD			MO-137AE			MO-137AF		
DWG#	PSS-16A			PSS-20A			PSS-24A			PSS-28A		
Symbol	Min	Nom	Max	Min	Nom	Max	Min	Nom	Max	Min	Nom	Max
A	0.060	0.064	0.068	0.060	0.064	0.068	0.060	0.064	0.068	0.060	0.064	0.068
A1	0.004	0.006	0.008	0.004	0.006	0.008	0.004	0.006	0.008	0.004	0.006	0.008
B	0.009	0.010	0.012	0.009	0.010	0.012	0.009	0.010	0.012	0.009	0.010	0.012
C	0.007	0.008	0.010	0.007	0.008	0.010	0.007	0.008	0.010	0.007	0.008	0.010
D	0.189	0.193	0.197	0.337	0.341	0.344	0.337	0.341	0.344	0.386	0.390	0.394
E	0.150	0.154	0.157	0.150	0.154	0.157	0.150	0.154	0.157	0.150	0.154	0.157
e	0.025 BSC			0.025 BSC			0.025 BSC			0.025 BSC		
H	0.230	0.236	0.244	0.230	0.236	0.244	0.230	0.236	0.244	0.230	0.236	0.244
h	0.010	0.013	0.016	0.010	0.013	0.016	0.010	0.013	0.016	0.010	0.013	0.016
L	0.016	0.025	0.035	0.016	0.025	0.035	0.016	0.025	0.035	0.016	0.025	0.035
N	16			20			24			28		
α	0°	5°	8°	0°	5°	8°	0°	5°	8°	0°	5°	8°
S	0.006	0.009	0.010	0.056	0.058	0.060	0.031	0.033	0.035	0.031	0.033	0.035